efabless / caravel_boardLinks
☆35Updated 7 months ago
Alternatives and similar repositories for caravel_board
Users that are interested in caravel_board are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆47Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 3 months ago
- ☆12Updated 3 years ago
- ☆36Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- Characterizer☆24Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 5 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- ☆41Updated 3 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- ☆53Updated 4 months ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated 2 months ago
- ☆40Updated 4 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated last week
- End-to-End Open-Source I2C GPIO Expander☆32Updated 3 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 3 weeks ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Circuit Automatic Characterization Engine☆49Updated 4 months ago
- ☆22Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆23Updated last year