efabless / caravel_boardLinks
☆36Updated 10 months ago
Alternatives and similar repositories for caravel_board
Users that are interested in caravel_board are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 6 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆49Updated 8 months ago
- ☆70Updated last year
- ☆38Updated 3 years ago
- ☆43Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- ☆12Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆50Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆57Updated 3 weeks ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- An automatic clock gating utility☆50Updated 5 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Characterizer☆30Updated last month
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- ☆43Updated 7 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated last week
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago