efabless / caravel_board
☆33Updated 4 months ago
Alternatives and similar repositories for caravel_board:
Users that are interested in caravel_board are comparing it to the libraries listed below
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆36Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- ☆45Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 2 months ago
- ☆12Updated 2 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆17Updated 4 years ago
- ☆40Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- SAR ADC on tiny tapeout☆39Updated last month
- ☆10Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated 2 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- ☆20Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆12Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 4 months ago
- An automatic clock gating utility☆45Updated 8 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆77Updated this week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆18Updated 4 years ago
- ☆33Updated 2 years ago
- Wishbone interconnect utilities☆39Updated last month
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago