shalan / Awesome-Sky130-IPsLinks
☆14Updated 2 years ago
Alternatives and similar repositories for Awesome-Sky130-IPs
Users that are interested in Awesome-Sky130-IPs are comparing it to the libraries listed below
Sorting:
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- ☆41Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Updated 3 years ago
- A 10bit SAR ADC in Sky130☆30Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆23Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- ☆17Updated 3 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- Characterizer☆31Updated 2 months ago
- Open Analog Design Environment☆25Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- ☆20Updated 4 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Updated 2 months ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- ☆33Updated last year
- SystemVerilog RTL Linter for YoSys☆23Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Updated last year
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Parasitic capacitance analysis of foundry metal stackups☆16Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆73Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆55Updated 4 years ago