shalan / Awesome-Sky130-IPsLinks
☆13Updated 2 years ago
Alternatives and similar repositories for Awesome-Sky130-IPs
Users that are interested in Awesome-Sky130-IPs are comparing it to the libraries listed below
Sorting:
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆43Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- Characterizer☆30Updated 2 months ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- ☆20Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆21Updated 11 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- ☆12Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- ☆17Updated 3 years ago
- Open-source PDK version manager☆27Updated 2 weeks ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- A compact, configurable RISC-V core☆12Updated 2 months ago
- ☆32Updated 9 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago