shalan / Awesome-Sky130-IPsView external linksLinks
☆15Jun 22, 2023Updated 2 years ago
Alternatives and similar repositories for Awesome-Sky130-IPs
Users that are interested in Awesome-Sky130-IPs are comparing it to the libraries listed below
Sorting:
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆23Dec 3, 2023Updated 2 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 7 months ago
- ☆11Nov 17, 2025Updated 3 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- A 10bit SAR ADC in Sky130☆30Dec 4, 2022Updated 3 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆39Jun 13, 2023Updated 2 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Design of LDO using open source SKY130PDK☆13Aug 24, 2024Updated last year
- Efabless mpw7 submission☆14May 6, 2024Updated last year
- ☆12Apr 22, 2021Updated 4 years ago
- NGSPICE Simulation of CMOS Circuits☆19Jun 6, 2023Updated 2 years ago
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Generic Process Design Kit for Gdsfactory☆21May 9, 2024Updated last year
- ☆117Feb 10, 2026Updated last week
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Jun 5, 2024Updated last year
- A python3 gm/ID starter kit☆64Jan 26, 2026Updated 3 weeks ago
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 6 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- Skywaters 130nm Klayout PDK☆33Jan 29, 2025Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Jun 12, 2023Updated 2 years ago
- ☆38Nov 14, 2024Updated last year
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Mar 13, 2022Updated 3 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 2 months ago
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆194Nov 13, 2024Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- A 16-bit RISC-V Inspired ISA☆23Jul 19, 2025Updated 6 months ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- Custom 6502 Video Game Console☆12Nov 10, 2025Updated 3 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year