r09g / iadc
12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for iadc
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆10Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- A 10bit SAR ADC in Sky130☆20Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆14Updated 5 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 9 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆29Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- ☆16Updated 2 years ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated 3 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- ☆13Updated last year
- Completed LDO Design for Skywaters 130nm☆14Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- ☆12Updated 2 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆28Updated last year
- Open Analog Design Environment☆22Updated last year
- SRAM☆20Updated 4 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆13Updated 5 years ago
- A CIC filter implemented in Verilog☆21Updated 9 years ago