r09g / iadcLinks
12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm
☆19Updated 2 years ago
Alternatives and similar repositories for iadc
Users that are interested in iadc are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- ☆12Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated last month
- ☆16Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- ☆41Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- ☆30Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Audio filtering with pyfda and cocotb☆11Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Open FPGA Modules☆23Updated 8 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago