r09g / iadcLinks
12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm
☆21Updated 2 years ago
Alternatives and similar repositories for iadc
Users that are interested in iadc are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆19Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆13Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆30Updated 4 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- A CIC filter implemented in Verilog☆23Updated 10 years ago
- Open FPGA Modules☆24Updated last year
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 5 months ago
- Completed LDO Design for Skywaters 130nm☆17Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 7 years ago
- Testbenches for HDL projects☆21Updated last week