r09g / iadcLinks
12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm
☆19Updated 2 years ago
Alternatives and similar repositories for iadc
Users that are interested in iadc are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Open FPGA Modules☆24Updated 9 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- Testbenches for HDL projects☆19Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 6 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆29Updated 4 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago