r09g / iadc
12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm
☆18Updated last year
Alternatives and similar repositories for iadc:
Users that are interested in iadc are comparing it to the libraries listed below
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆16Updated 11 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A compact, configurable RISC-V core☆11Updated last month
- ☆12Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Audio filtering with pyfda and cocotb☆10Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Open FPGA Modules☆23Updated 7 months ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆16Updated last week
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- ☆40Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- ☆16Updated 2 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago