samlittlewood / caravel_carrier
Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.
☆18Updated 3 years ago
Alternatives and similar repositories for caravel_carrier:
Users that are interested in caravel_carrier are comparing it to the libraries listed below
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 5 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆36Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆13Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Zero to ASIC group submission for MPW2☆13Updated 3 weeks ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- cocotb extension for nMigen☆16Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- ☆39Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆16Updated 5 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 3 months ago
- ☆33Updated 2 years ago
- ☆10Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week