samlittlewood / caravel_carrier
Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.
☆18Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for caravel_carrier
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆12Updated 6 months ago
- A padring generator for ASICs☆22Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated last month
- ☆36Updated 2 years ago
- ☆19Updated last year
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆27Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- sample VCD files☆36Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- ☆19Updated 3 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- ☆15Updated 2 weeks ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 5 months ago
- SAR ADC on tiny tapeout☆35Updated last week
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Updated last year
- Small footprint and configurable HyperBus core☆10Updated 2 years ago