samlittlewood / caravel_carrierView external linksLinks
Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.
☆18Sep 24, 2021Updated 4 years ago
Alternatives and similar repositories for caravel_carrier
Users that are interested in caravel_carrier are comparing it to the libraries listed below
Sorting:
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 10 months ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- ☆17Nov 4, 2024Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 10 months ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 2 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 3 years ago
- ☆45Feb 25, 2025Updated 11 months ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- ☆16Jan 25, 2026Updated 3 weeks ago
- RISCV port of the Slackware distribution☆12Jan 15, 2026Updated last month
- ☆12Dec 22, 2020Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated last year
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 3 weeks ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- ☆11Nov 18, 2025Updated 3 months ago
- ☆26May 31, 2023Updated 2 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- FPGA250 aboard the eFabless Caravel☆32Dec 22, 2020Updated 5 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- A design for TinyTapeout☆18Sep 23, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago