samlittlewood / caravel_carrierLinks
Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.
☆18Updated 3 years ago
Alternatives and similar repositories for caravel_carrier
Users that are interested in caravel_carrier are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- ☆36Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- ☆27Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆16Updated 7 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated last week
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 4 months ago
- Zero to ASIC group submission for MPW2☆13Updated 2 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- ☆18Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆22Updated 3 weeks ago