Simple RISC-V processor for FPGAs
☆21Apr 18, 2023Updated 2 years ago
Alternatives and similar repositories for lemoncore
Users that are interested in lemoncore are comparing it to the libraries listed below
Sorting:
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- gitlinks - Git Powered Go-Links! 👴⛓☆24May 31, 2022Updated 3 years ago
- A hardware checkout system for hackathons☆28Dec 8, 2022Updated 3 years ago
- Code/schematics for a clock using a Panaplex (planar gas discharge) display☆12Dec 1, 2017Updated 8 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- ☆16Jan 23, 2025Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 3 years ago
- ☆11Jul 25, 2024Updated last year
- ☆14Mar 5, 2023Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- A configurable SRAM generator☆58Mar 4, 2026Updated 2 weeks ago
- Scrobble your last.fm or Spotify activity to the Gather status.☆15Jul 27, 2024Updated last year
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Dec 17, 2025Updated 3 months ago
- OpenRISC 1000 processor module for IDA 7.x☆13Feb 13, 2024Updated 2 years ago
- Tracker for Pokemon Soullocke (soul-linked Nuzlocke) runs☆14Jan 29, 2026Updated last month
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Bottom-up memory-safety for assembly language using symbolic execution☆17Feb 19, 2026Updated last month
- The repository for the SX8634 breakout board☆11Feb 22, 2020Updated 6 years ago
- Secure Internet Voting protocol☆19Updated this week
- ☆10Mar 31, 2023Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Mar 2, 2026Updated 2 weeks ago
- An emulator of General Vision's CM1K neuromorphic chip, including modeling experiments using several popular public datasets☆11Jun 2, 2017Updated 8 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- A implementation of the Holte and Talley Mixed layer depth algorithm in Python.☆25May 1, 2019Updated 6 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- ☆38Dec 29, 2022Updated 3 years ago
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- ☆12Oct 18, 2022Updated 3 years ago
- imx bootrom plugin☆13Oct 9, 2018Updated 7 years ago
- Allwinner SoCs' 64-bit EL2 barebone☆17Sep 11, 2022Updated 3 years ago
- 18545 Repo☆18Apr 10, 2018Updated 7 years ago
- ☆15Nov 3, 2023Updated 2 years ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Feb 1, 2025Updated last year
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- Next generation forum engine designed for cnCalc.org☆13Jan 24, 2023Updated 3 years ago