Simple RISC-V processor for FPGAs
☆21Apr 18, 2023Updated 2 years ago
Alternatives and similar repositories for lemoncore
Users that are interested in lemoncore are comparing it to the libraries listed below
Sorting:
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- gitlinks - Git Powered Go-Links! 👴⛓☆24May 31, 2022Updated 3 years ago
- Code/schematics for a clock using a Panaplex (planar gas discharge) display☆12Dec 1, 2017Updated 8 years ago
- How to set up OAuth 2.0 from MIT OpenID using Passport.js and selected guides on understanding OAuth 2.0.☆12Jan 21, 2018Updated 8 years ago
- 3D toy renderer. C++. OpenGL.☆23Jan 29, 2023Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Feb 19, 2026Updated last week
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- Verik toolchain☆45Dec 24, 2022Updated 3 years ago
- ☆19Oct 18, 2017Updated 8 years ago
- A configurable SRAM generator☆58Aug 19, 2025Updated 6 months ago
- ☆20Oct 16, 2018Updated 7 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated last week
- A implementation of the Holte and Talley Mixed layer depth algorithm in Python.☆25May 1, 2019Updated 6 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Modern dev tools for Tcl • includes a linter, formatter, and editor integration.☆90Feb 19, 2026Updated last week
- Demo SoC for SiliconCompiler.☆62Jan 28, 2026Updated last month
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆225Aug 25, 2020Updated 5 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- ☆19Feb 12, 2026Updated 2 weeks ago
- Recreated gerbers for the Supermicro X11SSH-F motherboard.☆16Aug 2, 2023Updated 2 years ago
- ☆15Nov 20, 2025Updated 3 months ago
- Простейшая VGA-видеокарта на Atmega168-20.☆10Apr 4, 2020Updated 5 years ago
- Reinforcement Learning (PPO) applied to a multiplayer simple card game (Witches)☆10Jun 7, 2020Updated 5 years ago
- A small program written in C showing implementations of common image dithering algorithms.☆12Sep 23, 2016Updated 9 years ago
- Amperka ROS robot.☆12Aug 22, 2022Updated 3 years ago
- Studica Open Source ROS for VMX☆10Jan 12, 2022Updated 4 years ago
- ☆10Dec 8, 2021Updated 4 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago