christoph-weiser / mpw6Links
submission repository for efabless mpw6 shuttle
☆30Updated last year
Alternatives and similar repositories for mpw6
Users that are interested in mpw6 are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆13Updated 2 years ago
- ☆43Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- Characterizer☆30Updated 2 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated last week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆74Updated 6 months ago
- Open Analog Design Environment☆24Updated 2 years ago
- ☆20Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆19Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Skywaters 130nm Klayout PDK☆27Updated 8 months ago
- SAR ADC on tiny tapeout☆43Updated 8 months ago
- ☆38Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- Custom IC Design Platform☆32Updated this week