freecores / sc2v
SystemC to Verilog Synthesizable Subset Translator
☆9Updated last year
Alternatives and similar repositories for sc2v:
Users that are interested in sc2v are comparing it to the libraries listed below
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- SGMII☆10Updated 10 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated 3 weeks ago
- Various low power labs using sky130☆11Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆31Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆15Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated 3 weeks ago
- My local copy of UVM-SystemC☆11Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆11Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 4 years ago
- ☆11Updated 10 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 4 years ago
- APB Logic☆12Updated last month
- Extended and external tests for Verilator testing☆16Updated last week