freecores / sc2v
SystemC to Verilog Synthesizable Subset Translator
☆9Updated last year
Related projects ⓘ
Alternatives and complementary repositories for sc2v
- Extended and external tests for Verilator testing☆15Updated last week
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 6 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆16Updated 11 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- SGMII☆10Updated 10 years ago
- APB Logic☆12Updated 9 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- Cortex-M0 DesignStart Wrapper☆17Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 5 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- Reed Solomon Decoder (204,188)☆11Updated 10 years ago
- YosysHQ SVA AXI Properties☆32Updated last year
- My local copy of UVM-SystemC☆9Updated 6 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated 3 weeks ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 3 months ago
- ☆21Updated 2 months ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- WISHBONE Interconnect☆11Updated 7 years ago