SystemC to Verilog Synthesizable Subset Translator
☆12May 12, 2023Updated 3 years ago
Alternatives and similar repositories for sc2v
Users that are interested in sc2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 4 months ago
- FPGA based PDP-11 cpu☆19Jan 2, 2016Updated 10 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Video compression systems☆24Jul 17, 2014Updated 12 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Partial implementation of ODE-GAN technique from the paper Training Generative Adversarial Networks by Solving Ordinary Differential Equa…☆16Nov 12, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 12 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- OFDM modem☆16Jul 17, 2014Updated 12 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- SystemC-based radar simulator to provide accurate cycle-level simulation results of commonly used SDR blocks.☆21Sep 16, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- Amateur Radio Callsign RegEx Generator☆15Jul 12, 2022Updated 4 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆36Aug 30, 2025Updated 11 months ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 12 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- ☆20Aug 9, 2022Updated 4 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM☆17Apr 28, 2026Updated 3 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆316Updated this week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year