wysjixiang / ZYNQ7010_CNN_Implementation
CNN Implemetation on ZYNQ-7010
☆22Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ZYNQ7010_CNN_Implementation
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆122Updated 3 weeks ago
- ☆34Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆40Updated 7 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆57Updated 5 years ago
- fpga跑sobel识别算法☆26Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- FPGA实现简单的图像处理 算法☆40Updated last year
- Convolutional Neural Network RTL-level Design☆35Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆46Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆130Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆29Updated 7 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆43Updated 11 months ago
- 2023集创赛紫光同创杯一等奖项目☆72Updated 10 months ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆30Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆52Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆129Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆63Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- ☆57Updated 2 years ago
- ☆125Updated 9 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- CPU Design Based on RISCV ISA☆78Updated 5 months ago
- ☆45Updated last year
- ☆191Updated 7 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago