wysjixiang / ZYNQ7010_CNN_Implementation
CNN Implemetation on ZYNQ-7010
☆23Updated last year
Alternatives and similar repositories for ZYNQ7010_CNN_Implementation:
Users that are interested in ZYNQ7010_CNN_Implementation are comparing it to the libraries listed below
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆78Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆137Updated 3 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆51Updated 2 weeks ago
- Convolutional Neural Network RTL-level Design☆44Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆56Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆140Updated last year
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 3 weeks ago
- FPGA实现简单的图像处理算法☆40Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆47Updated 10 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆58Updated 6 years ago
- 2023集创赛紫光同创杯一等奖项目☆91Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- fpga跑sobel识别算法☆27Updated 3 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆132Updated 5 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆70Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆28Updated 8 months ago
- some interesting demos for starters☆69Updated 2 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆25Updated last year
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- ☆38Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- FPGA☆146Updated 7 months ago
- image processing based FPGA☆100Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆53Updated this week
- 基于FPGA进行车牌识别☆69Updated last year