CNN Implemetation on ZYNQ-7010
☆25Sep 24, 2023Updated 2 years ago
Alternatives and similar repositories for ZYNQ7010_CNN_Implementation
Users that are interested in ZYNQ7010_CNN_Implementation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆21Apr 8, 2024Updated 2 years ago
- ☆19Sep 12, 2022Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆147Jul 20, 2023Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆69Apr 8, 2024Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- ☆13Aug 2, 2023Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Mar 16, 2023Updated 3 years ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆18Feb 25, 2021Updated 5 years ago
- RVOS在VisionFive2开发板上的移植。☆17Apr 23, 2024Updated 2 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆28Aug 15, 2023Updated 2 years ago
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 8 years ago
- Open-source, low-cost 10.5 GHz PLFM phased array RADAR system☆91Apr 16, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- ☆11Jul 25, 2018Updated 7 years ago
- Unofficial rockchip hareware video accelerate base on gstreamer gst-libav plugin☆12Oct 17, 2018Updated 7 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- ☆13Jun 13, 2025Updated last year
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- ☆13Oct 6, 2023Updated 2 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆107Dec 14, 2023Updated 2 years ago
- ☆16May 9, 2022Updated 4 years ago
- Fork of Xilinx's Linux repo that adds support for Digilent boards☆10Feb 14, 2018Updated 8 years ago
- 基于Android NDK Osd实现，利用了SDL2_TTF把矢量字体转成bmp格式，然后把bmp转换成yuv格式，在YUV数据上做OSD叠加。☆10Jan 16, 2019Updated 7 years ago
- C++版本的sort算法，可无缝添加在检测器后进行实时多目标跟踪☆12Dec 1, 2022Updated 3 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- ☆127Jul 22, 2020Updated 5 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 6 months ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- Export pytorch model to ONNX and convert ONNX from float32 to float 16☆11Feb 2, 2023Updated 3 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 9 years ago
- FPGA-based SNN Accelerator Toy☆44Apr 17, 2026Updated 2 months ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year