wysjixiang / ZYNQ7010_CNN_ImplementationLinks
CNN Implemetation on ZYNQ-7010
☆23Updated last year
Alternatives and similar repositories for ZYNQ7010_CNN_Implementation
Users that are interested in ZYNQ7010_CNN_Implementation are comparing it to the libraries listed below
Sorting:
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆38Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆60Updated last year
- some interesting demos for starters☆81Updated 2 years ago
- fpga跑sobel识别算法☆35Updated 4 years ago
- ☆37Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆107Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- image processing based FPGA☆106Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆65Updated 3 years ago
- 代码在这个库里 Code is here☆51Updated 6 months ago
- General CNN_Accelerator design.卷积神 经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- FPGA实现动态图像识别☆21Updated 4 years ago
- ☆38Updated last week
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆20Updated 4 months ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆89Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆164Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆38Updated 11 months ago