opensmartnic / panic_with_cocotb
☆13Updated last year
Alternatives and similar repositories for panic_with_cocotb:
Users that are interested in panic_with_cocotb are comparing it to the libraries listed below
- ☆14Updated 2 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- corundum work on vu13p☆18Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- ☆31Updated 9 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- ☆50Updated 6 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 4 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 8 months ago
- ☆45Updated 2 years ago
- ☆29Updated 3 weeks ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ☆23Updated 4 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- ☆20Updated last year
- ☆51Updated 9 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago