opensmartnic / panic_with_cocotb
☆13Updated last year
Alternatives and similar repositories for panic_with_cocotb:
Users that are interested in panic_with_cocotb are comparing it to the libraries listed below
- ☆46Updated 5 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 2 years ago
- ☆14Updated last year
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- corundum work on vu13p☆18Updated last year
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆51Updated 8 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 2 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆32Updated this week
- ☆66Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 3 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆45Updated 7 months ago
- ☆14Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- ☆20Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆19Updated 3 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago