opensmartnic / panic_with_cocotbLinks
☆14Updated 2 years ago
Alternatives and similar repositories for panic_with_cocotb
Users that are interested in panic_with_cocotb are comparing it to the libraries listed below
Sorting:
- corundum work on vu13p☆23Updated 2 years ago
- ☆55Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆160Updated 10 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆72Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- ☆83Updated 5 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆140Updated 2 years ago
- ☆27Updated 4 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆23Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- ☆72Updated 11 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 4 years ago
- Ethernet switch implementation written in Verilog☆58Updated 2 years ago
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- ☆15Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆136Updated last year
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆33Updated last month
- ☆15Updated 3 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Updated 6 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago