opensmartnic / panic_with_cocotb
☆13Updated last year
Alternatives and similar repositories for panic_with_cocotb:
Users that are interested in panic_with_cocotb are comparing it to the libraries listed below
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆18Updated 9 years ago
- ☆36Updated 2 months ago
- corundum work on vu13p☆18Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 2 weeks ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆123Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆23Updated 4 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆100Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- ☆51Updated 6 months ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated last year
- ☆13Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 10 months ago
- ☆13Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated last year
- ☆19Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆22Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated 8 months ago
- A Cycle-level simulator for M2NDP☆22Updated last month