opensmartnic / panic_with_cocotbLinks
☆14Updated 2 years ago
Alternatives and similar repositories for panic_with_cocotb
Users that are interested in panic_with_cocotb are comparing it to the libraries listed below
Sorting:
- corundum work on vu13p☆19Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆131Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 5 months ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- ☆53Updated last year
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Gem5 with PCI Express integrated.☆20Updated 6 years ago
- ☆14Updated 2 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- ☆69Updated this week
- ☆25Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆21Updated 2 years ago
- ☆66Updated 6 months ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆123Updated 7 months ago
- ☆16Updated 3 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆29Updated 11 months ago
- ☆33Updated 4 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- SmartNIC☆14Updated 6 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago