opensmartnic / panic_with_cocotb
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for panic_with_cocotb
- ☆31Updated last month
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆16Updated 9 years ago
- Framework for FPGA-accelerated Middlebox Development☆40Updated last year
- corundum work on vu13p☆17Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- ☆47Updated 4 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆104Updated 3 weeks ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs☆120Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated last week
- ☆20Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆16Updated 5 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A short tutorial on Gem5 with focus on how to run and modify Garnet2.0☆16Updated 6 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- ESnet SmartNIC hardware design repository.☆41Updated this week
- ☆23Updated 3 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- ☆30Updated 8 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Updated 5 years ago
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆28Updated 3 months ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year