☆14May 15, 2023Updated 2 years ago
Alternatives and similar repositories for panic_with_cocotb
Users that are interested in panic_with_cocotb are comparing it to the libraries listed below
Sorting:
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Sources and examples for ASPLOS20 paper☆14Jul 21, 2020Updated 5 years ago
- 水源社区 API client☆16Dec 11, 2023Updated 2 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- A short tutorial on Gem5 with focus on how to run and modify Garnet2.0☆17Apr 18, 2018Updated 7 years ago
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 3 months ago
- Ethernet switch implementation written in Verilog☆59Jun 13, 2023Updated 2 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆291Oct 27, 2025Updated 4 months ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- 上海交通大学 LaTeX 论文模板 for 2023 本科生☆21Jun 23, 2023Updated 2 years ago
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆26Oct 23, 2018Updated 7 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Updated this week
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆27Apr 28, 2021Updated 4 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆41Updated this week
- ☆35Jun 9, 2022Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆44Dec 30, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Jan 29, 2017Updated 9 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- A rust-based benchmark for BlueField SmartNICs.☆30Jul 5, 2023Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- A template to create your own literature survey engine☆11Feb 23, 2026Updated last week
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Automatically collect and summarize articles from WeChat Official Accounts, using LLM and Feishu doc.☆13Oct 15, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago