opensmartnic / panic_with_cocotbLinks
☆14Updated 2 years ago
Alternatives and similar repositories for panic_with_cocotb
Users that are interested in panic_with_cocotb are comparing it to the libraries listed below
Sorting:
- corundum work on vu13p☆23Updated 2 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 10 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- ☆53Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆152Updated 8 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 10 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆135Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- ☆15Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆26Updated 4 years ago
- ☆15Updated 3 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆34Updated 3 years ago
- ☆78Updated 2 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- SmartNIC☆14Updated 6 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- ☆71Updated 9 months ago