zitouni / ZynqGNURadioLinks
FPGA accelerator on GNU Radio and Zynq SoC
☆16Updated 8 years ago
Alternatives and similar repositories for ZynqGNURadio
Users that are interested in ZynqGNURadio are comparing it to the libraries listed below
Sorting:
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- The implementation of AD9371 on KC705☆20Updated 7 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- development interface mil-std-1553b for system on chip☆24Updated 7 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.☆27Updated 2 weeks ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated this week
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆35Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆40Updated 10 months ago
- UART to AXI Stream interface written in VHDL☆18Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆90Updated this week
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆28Updated 4 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 9 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Python productivity for RFSoC platforms☆85Updated 2 months ago
- Triple Modular Redundancy☆28Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago