zitouni / ZynqGNURadioLinks
FPGA accelerator on GNU Radio and Zynq SoC
☆16Updated 8 years ago
Alternatives and similar repositories for ZynqGNURadio
Users that are interested in ZynqGNURadio are comparing it to the libraries listed below
Sorting:
- development interface mil-std-1553b for system on chip☆24Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- The implementation of AD9371 on KC705☆20Updated 6 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- LiteX based FPGA gateware for Thunderscope.☆27Updated this week
- SDRAM controller for MIPSfpga+ system☆24Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- GoAI 2.0 Public Repository☆25Updated 3 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆19Updated last year
- ☆19Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆36Updated 5 years ago