yash-k99 / vsdsramLinks
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆19Updated 5 years ago
Alternatives and similar repositories for vsdsram
Users that are interested in vsdsram are comparing it to the libraries listed below
Sorting:
- SRAM☆22Updated 5 years ago
- ☆42Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆20Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- ☆33Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- ☆44Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Open Source PHY v2☆32Updated last year
- ☆38Updated 3 years ago
- A configurable SRAM generator☆56Updated 4 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- An automatic clock gating utility☆51Updated 9 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 11 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- Cross EDA Abstraction and Automation☆40Updated last month
- ☆33Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago