yash-k99 / vsdsramLinks
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆19Updated 5 years ago
Alternatives and similar repositories for vsdsram
Users that are interested in vsdsram are comparing it to the libraries listed below
Sorting:
- SRAM☆22Updated 5 years ago
- ☆43Updated 3 years ago
- ☆20Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open source process design kit for 28nm open process☆65Updated last year
- ☆32Updated 9 months ago
- ☆44Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- ☆38Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- Open Source PHY v2☆31Updated last year
- Completed LDO Design for Skywaters 130nm☆17Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- ☆56Updated 2 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆22Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago