yash-k99 / vsdsramLinks
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆19Updated 4 years ago
Alternatives and similar repositories for vsdsram
Users that are interested in vsdsram are comparing it to the libraries listed below
Sorting:
- SRAM☆22Updated 4 years ago
- ☆41Updated 3 years ago
- ☆32Updated 6 months ago
- Open source process design kit for 28nm open process☆59Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A configurable SRAM generator☆53Updated this week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆44Updated 5 years ago
- An automatic clock gating utility☆50Updated 3 months ago
- Introductory course into static timing analysis (STA).☆94Updated last week
- Open Source PHY v2☆29Updated last year
- ☆47Updated 3 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Characterizer☆28Updated last month
- ☆33Updated 5 years ago
- ☆20Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated this week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- ☆37Updated 3 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago