yash-k99 / vsdsramLinks
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆19Updated 5 years ago
Alternatives and similar repositories for vsdsram
Users that are interested in vsdsram are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- SRAM☆22Updated 5 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- ☆20Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆32Updated 8 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆38Updated 3 years ago
- An automatic clock gating utility☆50Updated 5 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- ☆44Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A configurable SRAM generator☆54Updated last month
- Open Source PHY v2☆31Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆30Updated last month
- ☆13Updated 2 years ago
- UART cocotb module☆11Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆45Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago