yash-k99 / vsdsram
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆19Updated 4 years ago
Alternatives and similar repositories for vsdsram:
Users that are interested in vsdsram are comparing it to the libraries listed below
- SRAM☆21Updated 4 years ago
- ☆40Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆20Updated 3 years ago
- ☆31Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆66Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- ☆12Updated 9 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Open Source PHY v2☆27Updated 11 months ago
- ☆36Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Characterizer☆22Updated 7 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆40Updated 3 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆10Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆32Updated last month
- Open source process design kit for 28nm open process☆52Updated 11 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- An automatic clock gating utility☆46Updated 8 months ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- ☆43Updated 5 years ago