yash-k99 / vsdsramLinks
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆19Updated 5 years ago
Alternatives and similar repositories for vsdsram
Users that are interested in vsdsram are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- ☆20Updated 4 years ago
- SRAM☆22Updated 5 years ago
- Open source process design kit for 28nm open process☆67Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- ☆33Updated 10 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆44Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A configurable SRAM generator☆57Updated 3 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- Open Source PHY v2☆31Updated last year
- An automatic clock gating utility☆51Updated 7 months ago
- ☆38Updated 3 years ago
- ☆33Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆76Updated 5 years ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- Characterizer☆30Updated 2 weeks ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 months ago
- Cross EDA Abstraction and Automation☆40Updated 2 weeks ago
- LAYout with Gridded Objects☆30Updated 5 years ago