yash-k99 / vsdsram
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆20Updated 4 years ago
Related projects: ⓘ
- SRAM☆19Updated 4 years ago
- ☆35Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- ☆28Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆60Updated 3 years ago
- Open source process design kit for 28nm open process☆38Updated 4 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆23Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆41Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆33Updated 2 years ago
- ☆19Updated 2 years ago
- ☆35Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated last year
- An automatic clock gating utility☆40Updated 2 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆12Updated last year
- PLL Designs on Skywater 130nm MPW☆19Updated 9 months ago
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 3 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆9Updated 5 months ago
- ☆14Updated this week
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆21Updated 3 years ago
- ☆15Updated this week
- An open source, parameterized SystemVerilog digital hardware IP library☆21Updated 3 months ago
- APB UVC ported to Verilator☆11Updated 10 months ago