yash-k99 / vsdsramLinks
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆19Updated 4 years ago
Alternatives and similar repositories for vsdsram
Users that are interested in vsdsram are comparing it to the libraries listed below
Sorting:
- SRAM☆22Updated 4 years ago
- ☆41Updated 3 years ago
- ☆32Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Characterizer☆24Updated last month
- ☆36Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- ☆20Updated 3 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- ☆16Updated 2 years ago
- ☆19Updated 11 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 5 years ago
- ☆12Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago