yash-k99 / vsdsram
Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
☆19Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for vsdsram
- ☆39Updated 2 years ago
- SRAM☆20Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- ☆29Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Open source process design kit for 28nm open process☆45Updated 6 months ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- ☆36Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- ☆20Updated 2 years ago
- ☆19Updated this week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- ☆10Updated 4 months ago
- ☆16Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- An automatic clock gating utility☆43Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year