Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"
☆15Sep 12, 2022Updated 4 years ago
Alternatives and similar repositories for MLCAD22
Users that are interested in MLCAD22 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆43Apr 2, 2020Updated 6 years ago
- ☆16May 7, 2025Updated last year
- Deep Reinforcement Learning of Analog Circuit Designs☆136Jun 12, 2023Updated 3 years ago
- ☆92Oct 29, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆20Aug 8, 2024Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 3 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆32Oct 5, 2022Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 7 months ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆24Dec 9, 2024Updated last year
- ☆20Dec 28, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- GNN-RE datasets for circuit recognition☆61May 16, 2023Updated 3 years ago
- just checking☆25Jun 29, 2022Updated 4 years ago
- ☆37Nov 27, 2023Updated 2 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆16Sep 4, 2026Updated 2 weeks ago
- ☆10Apr 24, 2021Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- [ICCAD 2025] PPAAS: PVT and Pareto Aware Analog Sizing Analog Sizing via Goal-conditioned Reinforcement Learning☆17Nov 9, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- ☆41Jun 3, 2023Updated 3 years ago
- Backpropagation Neural Network for Multivariate Time Series Forecasting (multi input single output: 2 inputs and 1 output)☆23Apr 1, 2021Updated 5 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆12Nov 16, 2021Updated 4 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 5 years ago
- A Commodore PET in an Artix-7 FPGA.☆14Jun 23, 2025Updated last year
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- Commodore 64 FPGA emulation platform☆20Mar 9, 2024Updated 2 years ago
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆73Jan 5, 2026Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 9 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- LLM4DV☆23Sep 30, 2024Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Sep 16, 2026Updated last week
- Python code for interactive parallel coordinates visualization on jupyter notebook.☆12Sep 8, 2019Updated 7 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆96Sep 11, 2023Updated 3 years ago