AvestimehrResearchGroup / AICircuit
The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
☆36Updated this week
Alternatives and similar repositories for AICircuit:
Users that are interested in AICircuit are comparing it to the libraries listed below
- Circuit release of the MAGICAL project☆30Updated 5 years ago
- ☆28Updated 3 months ago
- ☆28Updated 3 years ago
- ☆36Updated 9 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Python script to convert image files to GDSII files☆58Updated 6 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆11Updated 3 months ago
- Analog Placement Quality Prediction☆20Updated last year
- A Design Rule Checker with GPU Acceleration☆47Updated last year
- ☆15Updated 3 years ago
- awesome-Analog-IC-Design-Automation☆30Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- ☆11Updated 3 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆34Updated 6 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆54Updated 4 years ago
- LAYout with Gridded Objects v2☆55Updated 3 months ago
- ☆17Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆14Updated 2 months ago
- Datasets for EDA LLM research☆20Updated this week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆52Updated 7 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated this week
- ☆18Updated 6 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆32Updated this week
- ☆73Updated this week
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆28Updated 9 years ago
- ☆27Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆29Updated 2 years ago