AvestimehrResearchGroup / AICircuitLinks
The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
☆79Updated last year
Alternatives and similar repositories for AICircuit
Users that are interested in AICircuit are comparing it to the libraries listed below
Sorting:
- ☆72Updated 2 months ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆88Updated 9 months ago
- ☆117Updated last week
- Machine Generated Analog IC Layout☆265Updated last year
- ☆333Updated 2 weeks ago
- awesome-Analog-IC-Design-Automation☆44Updated 2 years ago
- ☆159Updated 3 years ago
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- ☆47Updated last year
- ☆31Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- ☆49Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆29Updated last year
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- ☆32Updated 4 years ago
- Artificial Netlist Generator☆46Updated last year
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Updated 2 years ago
- ☆26Updated last year
- ☆186Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Read Spectre PSF files☆71Updated last month
- RTL-to-Vector-to-GDS☆56Updated last month
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆61Updated 7 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆129Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago