This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
☆22Feb 15, 2024Updated 2 years ago
Alternatives and similar repositories for XDM
Users that are interested in XDM are comparing it to the libraries listed below
Sorting:
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last month
- ☆14May 24, 2025Updated 9 months ago
- ☆26Dec 4, 2025Updated 2 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- The Xyce™ Parallel Electronic Simulator☆113Feb 23, 2026Updated last week
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Source code and datasets for Circuit Design Completion using GNNs paper☆10Jan 26, 2023Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 3 months ago
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 2 months ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- ☆59Jul 11, 2025Updated 7 months ago
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated last year
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- ☆32Dec 16, 2021Updated 4 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- ☆56Sep 30, 2023Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- ☆20Apr 19, 2024Updated last year
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- ☆26Jul 18, 2024Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆339Jan 13, 2026Updated last month
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 11 months ago
- awesome-Analog-IC-Design-Automation☆46Apr 19, 2023Updated 2 years ago