Xyce / XDM
This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
☆16Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for XDM
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Interchange formats for chip design.☆27Updated 2 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- Verilog-A simulation models☆53Updated 3 weeks ago
- BAG framework☆41Updated 3 months ago
- ☆13Updated 6 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆19Updated 4 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆13Updated 4 years ago
- Hardware Description Library☆69Updated 2 months ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- A C++ VLSI circuit schematic and layout database library☆13Updated 4 months ago
- ☆19Updated 3 years ago
- ☆38Updated last year
- KLayout technology files for Skywater SKY130☆38Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆21Updated last year
- Open source process design kit for 28nm open process☆42Updated 6 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Circuit Automatic Characterization Engine☆45Updated 2 weeks ago
- Reinforcement learning assisted analog layout design flow.☆11Updated 3 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- ☆13Updated 3 months ago
- Files for Advanced Integrated Circuits☆25Updated last week
- KLayout technology files for FreePDK45☆20Updated 3 years ago
- ☆17Updated 6 months ago
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago