Alternatives and similar repositories for XDM

Users that are interested in XDM are comparing it to the libraries listed below

• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 7 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆32Updated last week
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆14Updated last year
• google / bigspicy
  ☆40Updated 2 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• MatBucher / ekv3model
  ☆19Updated last year
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 8 months ago
• idea-fasoc / fasoc
  ☆57Updated 2 years ago
• jonpry / Pill
  Skill language interpreter
  ☆72Updated 5 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆29Updated 3 years ago
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆24Updated last year
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆40Updated 5 years ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆57Updated last week
• iic-jku / IIC-RALF
  Reinforcement learning assisted analog layout design flow.
  ☆32Updated last year
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆43Updated 2 weeks ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆24Updated 4 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆47Updated last year
• Vlsir / Hdl21Schematics
  Hdl21 Schematics
  ☆17Updated last year
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆39Updated 5 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆51Updated 10 months ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆36Updated this week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆90Updated 2 months ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆30Updated last year
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆49Updated 3 months ago