This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
☆25Feb 15, 2024Updated 2 years ago
Alternatives and similar repositories for XDM
Users that are interested in XDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- ☆26Dec 4, 2025Updated 5 months ago
- Characterizer☆37Nov 19, 2025Updated 6 months ago
- The Xyce™ Parallel Electronic Simulator☆144Apr 27, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Online viewer of Xschem schematic files☆30Dec 14, 2025Updated 5 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- SAR ADC on tiny tapeout☆51Jan 29, 2025Updated last year
- ☆14May 24, 2025Updated 11 months ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆37Jul 29, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Reinforcement learning assisted analog layout design flow.☆28Jun 17, 2024Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 3 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 6 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- Primitives for SKY130 provided by SkyWater.☆40Mar 9, 2024Updated 2 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆61Jul 11, 2025Updated 10 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 months ago
- Simple and most probably incomplete parser for spectre netlists☆15Oct 4, 2016Updated 9 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 6 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆82May 11, 2026Updated last week
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simulate ngSpice netlist on Web☆16Oct 20, 2016Updated 9 years ago
- awesome-Analog-IC-Design-Automation☆52Apr 19, 2023Updated 3 years ago
- ☆361May 8, 2026Updated 2 weeks ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago