This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
☆22Feb 15, 2024Updated 2 years ago
Alternatives and similar repositories for XDM
Users that are interested in XDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- ☆26Dec 4, 2025Updated 3 months ago
- The Xyce™ Parallel Electronic Simulator☆118Feb 23, 2026Updated last month
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 3 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- SAR ADC on tiny tapeout☆48Jan 29, 2025Updated last year
- ☆14May 24, 2025Updated 9 months ago
- This package provides a gnucap based qucsator implementation.☆15Mar 11, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆38Mar 9, 2024Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Source code and datasets for Circuit Design Completion using GNNs paper☆10Jan 26, 2023Updated 3 years ago
- ☆59Jul 11, 2025Updated 8 months ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆78Mar 28, 2025Updated 11 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Simulate ngSpice netlist on Web☆16Oct 20, 2016Updated 9 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 4 months ago
- ☆342Jan 13, 2026Updated 2 months ago
- awesome-Analog-IC-Design-Automation☆48Apr 19, 2023Updated 2 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago