This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
☆25Feb 15, 2024Updated 2 years ago
Alternatives and similar repositories for XDM
Users that are interested in XDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- ☆27Dec 4, 2025Updated 8 months ago
- Characterizer☆39Updated this week
- The Xyce™ Parallel Electronic Simulator☆168Aug 10, 2026Updated 3 weeks ago
- ☆39Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Online viewer of Xschem schematic files☆33Dec 14, 2025Updated 8 months ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- ☆17Feb 5, 2026Updated 6 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆20Mar 28, 2025Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 3 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Reinforcement learning assisted analog layout design flow.☆29Jun 17, 2024Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- Parasitic Extraction for KLayout☆46Updated this week
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆184Aug 20, 2026Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- ☆15May 24, 2025Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Primitives for SKY130 provided by SkyWater.☆41Mar 9, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆34Dec 16, 2021Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆45Jan 20, 2023Updated 3 years ago
- SAR ADC on tiny tapeout☆54Jan 29, 2025Updated last year
- WebGL renderer for chip layouts☆25Apr 14, 2025Updated last year
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 6 months ago
- Qrouter detail router for digital ASIC designs☆59Nov 13, 2025Updated 9 months ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆23Aug 12, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆88May 11, 2026Updated 3 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- Simulate ngSpice netlist on Web☆16Oct 20, 2016Updated 9 years ago
- ☆387Aug 18, 2026Updated 2 weeks ago
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 9 months ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago