ReuelReuben / vsdSRAMLinks
SRAM
☆22Updated 5 years ago
Alternatives and similar repositories for vsdSRAM
Users that are interested in vsdSRAM are comparing it to the libraries listed below
Sorting:
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- ☆41Updated 3 years ago
- Open source process design kit for 28nm open process☆71Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆155Updated 3 weeks ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- A configurable SRAM generator☆57Updated 5 months ago
- sram/rram/mram.. compiler☆44Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- ☆20Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆34Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆47Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆30Updated 10 months ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆78Updated last month
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- A free standard cell library for SDDS-NCL circuits☆28Updated 2 years ago
- ☆29Updated 6 years ago