SRAM
☆24Sep 6, 2020Updated 6 years ago
Alternatives and similar repositories for vsdSRAM
Users that are interested in vsdSRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 5 years ago
- ☆16May 11, 2022Updated 4 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Analog Design Environment☆27May 19, 2023Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆17Oct 6, 2020Updated 6 years ago
- SRAM Design using OpenSource Applications☆26Jul 16, 2021Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆52Dec 6, 2020Updated 5 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- Simple sram controller in verilog.☆35Jun 5, 2016Updated 10 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆91May 2, 2021Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆25May 13, 2023Updated 3 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- A configurable SRAM generator☆72Oct 20, 2026Updated last week
- ☆21Nov 22, 2021Updated 4 years ago
- Easy access to OpenSource TCAD Tools☆50Jun 25, 2026Updated 4 months ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆24Dec 15, 2021Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Analog and power building blocks for sky130 pdk☆23Mar 3, 2021Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- ☆32Feb 4, 2021Updated 5 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- ☆15Jul 6, 2026Updated 3 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆16Sep 3, 2018Updated 8 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Oct 17, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆18Jul 21, 2022Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,169Updated this week
- ☆17Sep 19, 2022Updated 4 years ago
- ☆20Dec 15, 2022Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆102Mar 19, 2026Updated 7 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆21Mar 28, 2025Updated last year