daveshah1 / ElasticCLinks
lightweight open HLS for FPGA rapid prototyping
☆20Updated 7 years ago
Alternatives and similar repositories for ElasticC
Users that are interested in ElasticC are comparing it to the libraries listed below
Sorting:
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated this week
- Yet Another VHDL tool☆30Updated 8 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- 妖刀夢渡☆63Updated 6 years ago
- PicoRV☆43Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- AXI support for Migen/MiSoC☆28Updated 4 months ago
- OpenFPGA☆33Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Yosys Plugins☆22Updated 6 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- Cross compile FPGA tools☆21Updated 4 years ago