daveshah1 / ElasticCLinks
lightweight open HLS for FPGA rapid prototyping
☆20Updated 7 years ago
Alternatives and similar repositories for ElasticC
Users that are interested in ElasticC are comparing it to the libraries listed below
Sorting:
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- iCE40 floorplan viewer☆24Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- ☆60Updated last year
- AXI support for Migen/MiSoC☆28Updated 2 weeks ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- 妖刀夢渡☆59Updated 6 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆33Updated 6 months ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- ☆22Updated last month
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 6 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- OpenFPGA☆34Updated 7 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year