lightweight open HLS for FPGA rapid prototyping
☆20Mar 22, 2018Updated 8 years ago
Alternatives and similar repositories for ElasticC
Users that are interested in ElasticC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- 4k Mixed Reality headset☆39Oct 7, 2017Updated 8 years ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- Documenting the Anlogic FPGA bit-stream format.☆90Dec 25, 2022Updated 3 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 11 months ago
- Project Trellis database☆14Sep 15, 2025Updated 8 months ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Flashing Pano Logic thin clients without a programmer☆44May 20, 2022Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 8 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- GSOC'15 Fixed Point library☆15Jun 3, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 10 years ago
- AXI Formal Verification IP☆23Apr 28, 2021Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago