xobs / spibone
Wishbone bridge over SPI
☆11Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for spibone
- My pergola FPGA projects☆30Updated 3 years ago
- Simplified environment for litex☆13Updated 4 years ago
- Cross compile FPGA tools☆22Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- LiteX project for the ButterStick bootloader☆13Updated last year
- ☆11Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆20Updated 2 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- ☆63Updated 4 years ago
- SD device emulator from ProjectVault☆14Updated 5 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Project Trellis database☆12Updated last year
- Notes, scripts and apps to quickfeather board☆10Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- ☆17Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month