xobs / spiboneLinks
Wishbone bridge over SPI
☆11Updated 5 years ago
Alternatives and similar repositories for spibone
Users that are interested in spibone are comparing it to the libraries listed below
Sorting:
- Simplified environment for litex☆14Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- ☆12Updated 4 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- ☆44Updated 4 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- ☆16Updated 3 years ago
- ☆64Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆44Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated 2 weeks ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago