google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0Links
9 track standard cells for GF180MCU provided by GlobalFoundries.
☆17Updated 2 years ago
Alternatives and similar repositories for globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0
Users that are interested in globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0 are comparing it to the libraries listed below
Sorting:
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆27Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated this week
- ☆17Updated 8 months ago
- ☆14Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆37Updated 3 years ago
- ☆18Updated 8 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 5 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆20Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- SRAM☆8Updated 4 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated last year
- Open source process design kit for 28nm open process☆59Updated last year
- Raw data collected about the SKY130 process technology.☆57Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated 2 weeks ago
- ☆42Updated 4 months ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- Characterizer☆28Updated last month
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago