google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0
9 track standard cells for GF180MCU provided by GlobalFoundries.
☆16Updated 2 years ago
Alternatives and similar repositories for globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0:
Users that are interested in globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0 are comparing it to the libraries listed below
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated last year
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆23Updated 11 months ago
- ☆36Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆15Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- Extended and external tests for Verilator testing☆16Updated this week
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- SRAM☆8Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 9 months ago
- ☆20Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 7 months ago
- Parasitic capacitance analysis of foundry metal stackups☆10Updated 5 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated last month
- An automatic clock gating utility☆43Updated 7 months ago
- tools regarding on analog modeling, validation, and generation☆21Updated last year
- ☆17Updated 3 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- ☆16Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated last month
- ☆14Updated 3 years ago