google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0Links
9 track standard cells for GF180MCU provided by GlobalFoundries.
☆18Updated 2 years ago
Alternatives and similar repositories for globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0
Users that are interested in globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0 are comparing it to the libraries listed below
Sorting:
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆27Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆17Updated 10 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Extended and external tests for Verilator testing☆16Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆44Updated 6 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated 2 years ago
- Cross EDA Abstraction and Automation☆39Updated this week
- ☆38Updated 3 years ago
- SystemVerilog FSM generator☆32Updated last year
- ☆42Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- Raw data collected about the SKY130 process technology.☆58Updated 2 years ago
- ☆13Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated this week
- ☆32Updated 8 months ago
- Characterizer☆30Updated last month
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Open Analog Design Environment☆24Updated 2 years ago