laurentc2 / FreePDK45_for_KLayoutLinks
KLayout technology files for FreePDK45
☆23Updated 4 years ago
Alternatives and similar repositories for FreePDK45_for_KLayout
Users that are interested in FreePDK45_for_KLayout are comparing it to the libraries listed below
Sorting:
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆58Updated 3 years ago
- ☆23Updated 5 years ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆42Updated this week
- Intel's Analog Detailed Router☆39Updated 6 years ago
- BAG framework☆41Updated last year
- ☆33Updated 5 years ago
- ☆44Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- ☆20Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Open source process design kit for 28nm open process☆68Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Updated 3 years ago
- ☆49Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆30Updated 5 months ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- Python script to convert image files to GDSII files☆67Updated 10 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- skywater 130nm pdk☆39Updated 2 weeks ago