Alternatives and similar repositories for vsdsram_sky130_1.8V

Users that are interested in vsdsram_sky130_1.8V are comparing it to the libraries listed below

• vsdip / vsdsram

  View on GitHub
  An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…
  ☆14Jul 22, 2020Updated 5 years ago
• Deepak42074 / vsdsram_sky130

  View on GitHub
  Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns
  ☆14Dec 8, 2020Updated 5 years ago
• vsdip / vsdsram_sky130

  View on GitHub
  ☆41Feb 28, 2022Updated 3 years ago
• Hassan313 / Near-Threshold-SRAM

  View on GitHub
  This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.
  ☆12Dec 31, 2020Updated 5 years ago
• ReuelReuben / vsdSRAM

  View on GitHub
  SRAM
  ☆22Sep 6, 2020Updated 5 years ago
• freecores / sgmii

  View on GitHub
  SGMII
  ☆13Jul 17, 2014Updated 11 years ago
• paripath / cdf

  View on GitHub
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Feb 13, 2020Updated 6 years ago
• eda-ricercatore / Modica-SRAM

  View on GitHub
  Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…
  ☆16Apr 28, 2021Updated 4 years ago
• CMU-SAFARI / CLRDRAM

  View on GitHub
  Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…
  ☆14Sep 24, 2020Updated 5 years ago
• westonb / open-pmic

  View on GitHub
  A current mode buck converter on the SKY130 PDK
  ☆34Jun 17, 2021Updated 4 years ago
• ezchi / uvm-systemc

  View on GitHub
  My local copy of UVM-SystemC
  ☆14Apr 27, 2024Updated last year
• efabless / sky130_sram_macros_old

  View on GitHub
  ☆38Jul 11, 2022Updated 3 years ago
• vsdip / avsddac_3v3_sky130_v2

  View on GitHub
  ☆17Sep 19, 2022Updated 3 years ago
• nickson-jose / vsdstdcelldesign

  View on GitHub
  This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…
  ☆79Nov 26, 2020Updated 5 years ago
• mattvenn / logo-to-gds2

  View on GitHub
  ☆18Dec 15, 2022Updated 3 years ago
• thesourcerer8 / StdCellLib

  View on GitHub
  LibreSilicon's Standard Cell Library Generator
  ☆22Oct 30, 2025Updated 3 months ago
• praharshapm / vsdmixedsignalflow

  View on GitHub
  This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…
  ☆48Dec 6, 2020Updated 5 years ago
• vsdip / vsdStdCellCharacterizer_sky130

  View on GitHub
  ☆20Nov 22, 2021Updated 4 years ago
• sgherbst / sky130-hello-world

  View on GitHub
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆24Jan 20, 2021Updated 5 years ago
• waviousllc / wav-lpddr-sw

  View on GitHub
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆23Feb 16, 2022Updated 4 years ago
• ADC-TEAM2020 / avsdadc_3v3

  View on GitHub
  This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…
  ☆20Dec 15, 2020Updated 5 years ago
• google / skywater-pdk-libs-sky130_fd_bd_sram

  View on GitHub
  SRAM build space for SKY130 provided by SkyWater.
  ☆25Oct 20, 2021Updated 4 years ago
• yash-k99 / vsdsram

  View on GitHub
  Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
  ☆19Sep 8, 2020Updated 5 years ago
• nickson-jose / openlane_build_script

  View on GitHub
  This script builds openlane and all its dependencies on an Ubuntu (only) System.
  ☆23Aug 12, 2022Updated 3 years ago
• gagan405 / WallTree

  View on GitHub
  A VHDL code generator for wallace tree multiplier
  ☆10Apr 15, 2020Updated 5 years ago
• andrsmllr / magic_vlsi_examples

  View on GitHub
  Some simple examples for the Magic VLSI physical chip layout tool.
  ☆30Mar 9, 2021Updated 4 years ago
• freecores / video_systems

  View on GitHub
  Video compression systems
  ☆24Jul 17, 2014Updated 11 years ago
• sethupathib / vsdGraphExtractor

  View on GitHub
  This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
  ☆27Mar 29, 2021Updated 4 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS

  View on GitHub
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆28Feb 21, 2019Updated 6 years ago
• d-m-bailey / cvc

  View on GitHub
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Dec 25, 2025Updated last month
• lakshmi-sathi / avsdpll_1v8

  View on GitHub
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆120Jul 31, 2021Updated 4 years ago
• google / skywater-pdk-libs-sky130_fd_pr

  View on GitHub
  Primitives for SKY130 provided by SkyWater.
  ☆37Mar 9, 2024Updated last year
• purdue-onchip / gds2Para

  View on GitHub
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆129Apr 23, 2023Updated 2 years ago
• AsFigo / MathLib

  View on GitHub
  MathLib DAC 2023 version
  ☆13Sep 11, 2023Updated 2 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• google / skywater-pdk-libs-sky130_fd_pr_reram

  View on GitHub
  SKY130 ReRAM and examples (SkyWater Provided)
  ☆44Apr 20, 2022Updated 3 years ago
• RTimothyEdwards / irsim

  View on GitHub
  IRSIM switch-level simulator for digital circuits
  ☆36Nov 13, 2025Updated 3 months ago
• ShonTaware / SRAM_SKY130

  View on GitHub
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆82May 2, 2021Updated 4 years ago
• jinwookjungs / lefdef_util

  View on GitHub
  A LEF/DEF Utility.
  ☆33Aug 15, 2019Updated 6 years ago