kwonalbert / oram_fpgaLinks
FPGA related files for ORAM
☆14Updated 10 years ago
Alternatives and similar repositories for oram_fpga
Users that are interested in oram_fpga are comparing it to the libraries listed below
Sorting:
- ☆20Updated last year
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- ☆17Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- Hardware implementation of ORAM☆24Updated 8 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆29Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- ☆19Updated last year
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- ☆82Updated last year
- ☆60Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Integer Multiplier Generator for Verilog☆23Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- CGRA framework with vectorization support.☆42Updated last week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Updated 7 months ago
- Recursive unified ORAM☆15Updated 10 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- The OpenPiton Platform☆28Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago