kwonalbert / oram_fpga
FPGA related files for ORAM
☆13Updated 9 years ago
Alternatives and similar repositories for oram_fpga
Users that are interested in oram_fpga are comparing it to the libraries listed below
Sorting:
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- ☆15Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- Integer Multiplier Generator for Verilog☆22Updated last year
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Updated 9 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆11Updated 3 years ago
- ☆18Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 weeks ago
- ☆15Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆27Updated 7 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- ☆12Updated 9 years ago