kwonalbert / oram_fpga
FPGA related files for ORAM
☆12Updated 9 years ago
Alternatives and similar repositories for oram_fpga:
Users that are interested in oram_fpga are comparing it to the libraries listed below
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- ☆15Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- ☆17Updated 9 months ago
- ☆26Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 2 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆15Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 5 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ILA Model Database☆22Updated 4 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago