kwonalbert / oram_fpgaLinks
FPGA related files for ORAM
☆13Updated 9 years ago
Alternatives and similar repositories for oram_fpga
Users that are interested in oram_fpga are comparing it to the libraries listed below
Sorting:
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- ☆15Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆18Updated 8 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- RTLCheck☆22Updated 6 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆27Updated 7 years ago
- ☆18Updated last year
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- ☆15Updated 2 years ago