kwonalbert / oram_fpga
FPGA related files for ORAM
☆12Updated 9 years ago
Alternatives and similar repositories for oram_fpga:
Users that are interested in oram_fpga are comparing it to the libraries listed below
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- ☆15Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 7 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- Recursive unified ORAM☆14Updated 9 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆24Updated 4 years ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆12Updated 8 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆14Updated 5 months ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago