FPGA related files for ORAM
☆14Sep 23, 2015Updated 10 years ago
Alternatives and similar repositories for oram_fpga
Users that are interested in oram_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Mar 8, 2022Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- A testcase generation tool for Persistent Memory Programs.☆15Jul 19, 2021Updated 4 years ago
- Recursive unified ORAM☆16Sep 23, 2015Updated 10 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C++17 implementation of an AST for Verilog code generation☆23Jun 14, 2023Updated 3 years ago
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 8 years ago
- ☆10Jun 1, 2023Updated 3 years ago
- Ghost port of the open-source jekyll theme, dbyll.☆16Aug 14, 2014Updated 11 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- EncKV: An Encrypted Key-value Store with Rich Queries☆11Oct 10, 2017Updated 8 years ago
- Monomi designer and planner prototype☆14Feb 16, 2015Updated 11 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆13Jan 9, 2026Updated 5 months ago
- ☆11May 30, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jun 2, 2026Updated last week
- ☆15Apr 6, 2016Updated 10 years ago
- MAESTRO binary release☆23Nov 14, 2019Updated 6 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆22Nov 17, 2024Updated last year
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- Repository containing all my presentations/tutorials/talks.☆10Sep 16, 2022Updated 3 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- ✒️ Every cybersecurity CTF challenge I've ever authored! o(^▽^)o☆13May 14, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Membership Inference Attack against Graph Neural Networks☆12Nov 9, 2022Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆18Nov 15, 2022Updated 3 years ago
- Source code for DABANGG attack.☆10Mar 26, 2022Updated 4 years ago
- CTF kernel exploitation notes, PoCs, exploits, and writeups.☆179Updated this week
- ☆15Jun 7, 2022Updated 4 years ago
- An open source camera for google glass☆22Jan 18, 2017Updated 9 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Homework scripts based on ISET☆11Mar 2, 2026Updated 3 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- Lyff: Ridesharing over phone call☆12Oct 2, 2017Updated 8 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- Path Oblivious Heap C++ Reference Implementation☆23Dec 28, 2019Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆22Dec 8, 2017Updated 8 years ago