kwonalbert / oram_fpgaLinks
FPGA related files for ORAM
☆14Updated 10 years ago
Alternatives and similar repositories for oram_fpga
Users that are interested in oram_fpga are comparing it to the libraries listed below
Sorting:
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆20Updated last year
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆35Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆81Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ILA Model Database☆24Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆16Updated 2 years ago
- CGRA framework with vectorization support.☆39Updated last week
- The OpenPiton Platform☆28Updated 2 years ago
- A Hardware Pipeline Description Language☆49Updated 4 months ago
- ☆14Updated 10 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- A parallel and distributed simulator for thousand-core chips☆26Updated 7 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆87Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆139Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Updated 9 years ago
- ☆20Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago