☆15May 8, 2018Updated 7 years ago
Alternatives and similar repositories for VLSI-Design-FrontEnd-plus-BackEnd
Users that are interested in VLSI-Design-FrontEnd-plus-BackEnd are comparing it to the libraries listed below
Sorting:
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- Learning JavaScript from basics to advance from Hitesh Choudhary Sir.☆12Aug 12, 2023Updated 2 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated last year
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆40Oct 3, 2025Updated 5 months ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- ☆13Jan 26, 2024Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- ☆13May 3, 2021Updated 4 years ago
- All About HDL☆39Aug 21, 2019Updated 6 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆11Feb 20, 2026Updated last week
- The Weather App JavaScript project is a web app that fetches real-time weather information for a given location and displays it in a user…☆13Oct 12, 2023Updated 2 years ago
- BookMyShow Clone - Movie Ticket Booking Application Clone using React Js.☆20Feb 6, 2024Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- This high-contrast theme is vastly easier on the eyes and reduces eye strain.☆10Jul 28, 2023Updated 2 years ago
- ☆10Nov 10, 2023Updated 2 years ago
- ☆13Aug 20, 2017Updated 8 years ago
- Exchange Python-Graph-Objects between networkx, igraph and graph-tools☆12Mar 15, 2024Updated last year
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated last month
- Sends public ip through e-mail. Command-line standalone.☆12Sep 22, 2017Updated 8 years ago
- Spot Me Personal Finance Application☆10May 23, 2024Updated last year
- Simple syntax highlighting for spice☆11Mar 23, 2019Updated 6 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆11Sep 30, 2020Updated 5 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- CRED UI clone created while learning☆11Jul 10, 2023Updated 2 years ago
- Starter repo for the Telstra backend Forage program☆15Aug 16, 2024Updated last year
- ☆15Feb 15, 2022Updated 4 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- ☆16Jan 16, 2022Updated 4 years ago
- ☆11Jul 26, 2017Updated 8 years ago