☆15May 8, 2018Updated 7 years ago
Alternatives and similar repositories for VLSI-Design-FrontEnd-plus-BackEnd
Users that are interested in VLSI-Design-FrontEnd-plus-BackEnd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- This repository contains code to perform conformal mapping of a given 3D mesh onto a sphere using tuette energy minimization and harmonic…☆14Dec 29, 2017Updated 8 years ago
- An interactive HTML5 canvas graph that shows the shortest path between any two nodes.☆14Jan 22, 2014Updated 12 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Starter repo for the Telstra backend Forage program☆15Aug 16, 2024Updated last year
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- ☆13May 3, 2021Updated 4 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 5 months ago
- This high-contrast theme is vastly easier on the eyes and reduces eye strain.☆10Jul 28, 2023Updated 2 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆17Dec 15, 2021Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Repository for 3 papers on Summarization and Entailment for Medical User-Generated Questions.☆13Jun 7, 2022Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- A Chrome extension that turns your X (Twitter) timeline into an AI-curated newsletter.☆44Updated this week
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Bangla NLP toolkit.☆12Nov 3, 2022Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- It's an open source Altium database Libraries for Altium Designer.☆23Oct 9, 2023Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- ☆23Nov 4, 2023Updated 2 years ago
- ☆15Feb 15, 2022Updated 4 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 11 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆25Mar 20, 2025Updated last year
- CRED UI clone created while learning☆11Jul 10, 2023Updated 2 years ago
- All About HDL☆39Aug 21, 2019Updated 6 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 4 years ago