☆16May 8, 2018Updated 8 years ago
Alternatives and similar repositories for VLSI-Design-FrontEnd-plus-BackEnd
Users that are interested in VLSI-Design-FrontEnd-plus-BackEnd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 4 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- A React prompt and hooks content☆15Oct 6, 2023Updated 3 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Agent mux terminal.☆24Oct 18, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains code to perform conformal mapping of a given 3D mesh onto a sphere using tuette energy minimization and harmonic…☆14Dec 29, 2017Updated 8 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 6 years ago
- Starter repo for the Telstra backend Forage program☆15Aug 16, 2024Updated 2 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago
- Interface to control all your agents☆20Updated this week
- Repository for 3 papers on Summarization and Entailment for Medical User-Generated Questions.☆12Jun 7, 2022Updated 4 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Bangla NLP toolkit.☆12Nov 3, 2022Updated 3 years ago
- This high-contrast theme is vastly easier on the eyes and reduces eye strain.☆10Jul 28, 2023Updated 3 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆24Dec 15, 2021Updated 4 years ago
- It's an open source Altium database Libraries for Altium Designer.☆26Oct 9, 2023Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- pedal☆17Oct 6, 2026Updated 3 weeks ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆28Mar 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆42Oct 13, 2026Updated 2 weeks ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- ☆14May 3, 2021Updated 5 years ago
- ☆13Jan 5, 2024Updated 2 years ago
- CRED UI clone created while learning☆11Jul 10, 2023Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆23Aug 5, 2023Updated 3 years ago
- ☆20Sep 16, 2022Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- All About HDL☆40Aug 21, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- RISC-V compliant Timer IP☆14May 10, 2024Updated 2 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago