akash10295 / VLSI-Design-FrontEnd-plus-BackEnd
☆11Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for VLSI-Design-FrontEnd-plus-BackEnd
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆35Updated 5 years ago
- ☆36Updated 3 years ago
- ☆22Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- ☆40Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- opensource EDA tool flor VLSI design☆29Updated last year
- ☆16Updated 7 months ago
- ☆13Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- ☆16Updated last year
- Architectural design of data router in verilog☆26Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- ☆14Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆10Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Complete tutorial code.☆12Updated 6 months ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆20Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆28Updated 5 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 5 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆52Updated last year
- SystemVerilog examples and projects☆17Updated 6 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆26Updated 2 years ago