This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online Internship 2020 by the ADC Team.
☆21Dec 15, 2020Updated 5 years ago
Alternatives and similar repositories for avsdadc_3v3
Users that are interested in avsdadc_3v3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14May 11, 2022Updated 4 years ago
- A 10bit SAR ADC in Sky130☆40Dec 4, 2022Updated 3 years ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆17Oct 6, 2020Updated 5 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Sep 19, 2022Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆43Jun 13, 2023Updated 3 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆17Oct 16, 2021Updated 4 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆29Jun 29, 2024Updated 2 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 8 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆29Jan 2, 2021Updated 5 years ago
- StatOpt Tool in Python☆21Nov 7, 2023Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆124Jul 31, 2021Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆26Mar 11, 2023Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆80Jun 20, 2026Updated 3 weeks ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- ☆22Dec 27, 2024Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆170Dec 4, 2022Updated 3 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Semiconductor Packaging Fundamentals☆34May 19, 2025Updated last year
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- Time to Digital Converter (TDC)☆37Dec 27, 2020Updated 5 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆73Apr 9, 2018Updated 8 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆222Nov 13, 2024Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- ☆16May 23, 2024Updated 2 years ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- SPICE based IBIS simulation☆18Jan 2, 2025Updated last year