This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online Internship 2020 by the ADC Team.
☆20Dec 15, 2020Updated 5 years ago
Alternatives and similar repositories for avsdadc_3v3
Users that are interested in avsdadc_3v3 are comparing it to the libraries listed below
Sorting:
- ☆13May 11, 2022Updated 3 years ago
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆15Oct 6, 2020Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆41Jun 13, 2023Updated 2 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- ☆13Apr 22, 2021Updated 4 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Jun 29, 2024Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Jan 2, 2021Updated 5 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 10 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- StatOpt Tool in Python☆16Nov 7, 2023Updated 2 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 5 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆195Nov 13, 2024Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- SPICE based IBIS simulation☆16Jan 2, 2025Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Mar 2, 2026Updated last week
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 4 years ago
- ☆162Dec 4, 2022Updated 3 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆20Mar 1, 2021Updated 5 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆72Apr 9, 2018Updated 7 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆52Jan 4, 2022Updated 4 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year