tsung-wei-huang / cs1410-40Links
Object-Oriented Programming
☆12Updated 3 years ago
Alternatives and similar repositories for cs1410-40
Users that are interested in cs1410-40 are comparing it to the libraries listed below
Sorting:
- Advanced Programming for Computer Design Problems☆18Updated 3 years ago
- Heterogeneous Programming☆17Updated 2 years ago
- ☆14Updated 4 years ago
- ILP SAT Detailed Router☆11Updated 5 years ago
- SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism☆34Updated 3 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Delaunay Triangulation☆9Updated 6 years ago
- ☆12Updated 3 years ago
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 9 months ago
- Concurrent CPU-GPU Programming using Task Models☆103Updated 5 years ago
- "Hardware, Software, and Compilers! Oh My!" tutorial files☆16Updated 5 years ago
- A Benchmark Suite for Heterogeneous System Computation☆53Updated 4 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Algorithmic C Math Library☆64Updated last month
- ☆15Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆31Updated last month
- ☆44Updated 5 years ago
- ☆17Updated 6 years ago
- ☆33Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆111Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆119Updated 7 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆33Updated 4 months ago