tsung-wei-huang / cs1410-40
Object-Oriented Programming
☆12Updated 3 years ago
Alternatives and similar repositories for cs1410-40
Users that are interested in cs1410-40 are comparing it to the libraries listed below
Sorting:
- Advanced Programming for Computer Design Problems☆18Updated 3 years ago
- Heterogeneous Programming☆17Updated 2 years ago
- ILP SAT Detailed Router☆11Updated 5 years ago
- ☆13Updated 4 years ago
- SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism☆34Updated 3 years ago
- Concurrent CPU-GPU Programming using Task Models☆102Updated 5 years ago
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 10 months ago
- ☆44Updated 5 years ago
- ☆33Updated 5 years ago
- Taskflow website☆12Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆17Updated 6 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆13Updated 4 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆27Updated 2 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- EDA wiki☆54Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- ☆7Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 7 months ago
- A domain-specific language and compiler for image processing☆76Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆12Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 5 years ago
- Open source EDA chip design flow☆50Updated 8 years ago