Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU
☆17Oct 18, 2014Updated 12 years ago
Alternatives and similar repositories for implement-CRC-32-in-Verilog
Users that are interested in implement-CRC-32-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- QSPI for SoC☆25Nov 8, 2019Updated 6 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- ☆16May 8, 2018Updated 8 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 9 years ago
- LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation☆11Sep 5, 2025Updated last year
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆24Dec 15, 2021Updated 4 years ago
- Verilog Project☆24Aug 30, 2021Updated 5 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆28Mar 20, 2025Updated last year
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 13 years ago
- SLS Detector Package☆19Updated this week
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆16Dec 29, 2016Updated 9 years ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Audio Quality Measurement Software☆18Apr 7, 2023Updated 3 years ago
- Source code for paper: Yi Zhang, H.-M. Wang, T.-X. Zheng, and Q. Yang, "Energy-efficient transmission design in non-orthogonal multiple a…☆12Aug 22, 2022Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆107Oct 31, 2022Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- SRAM☆24Sep 6, 2020Updated 6 years ago
- SciCat Data Catalogue Backend☆13Jun 15, 2023Updated 3 years ago