Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU
☆17Oct 18, 2014Updated 11 years ago
Alternatives and similar repositories for implement-CRC-32-in-Verilog
Users that are interested in implement-CRC-32-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone SATA Controller☆28Jul 9, 2026Updated last month
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 8 months ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆30Jul 1, 2026Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ☆16May 8, 2018Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Wishbone controlled I2C controllers☆59Aug 10, 2026Updated last week
- Wishbone interconnect utilities☆45Feb 23, 2026Updated 5 months ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆23Dec 15, 2021Updated 4 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆26Mar 20, 2025Updated last year
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- Community evolution on Stack Overflow☆10Dec 10, 2018Updated 7 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- ☆25Nov 4, 2023Updated 2 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 3 months ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆28Mar 3, 2026Updated 5 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago