Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU
☆16Oct 18, 2014Updated 11 years ago
Alternatives and similar repositories for implement-CRC-32-in-Verilog
Users that are interested in implement-CRC-32-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- FPGA纯逻辑实现modbus通信☆25Sep 5, 2022Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- ☆15May 8, 2018Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Wishbone controlled I2C controllers☆57Jun 24, 2026Updated 2 weeks ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- ☆21Mar 12, 2019Updated 7 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆19Dec 15, 2021Updated 4 years ago
- Wishbone SATA Controller☆26Jun 23, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- 🚀Way to learn KCF's principle and implement it in TI's C6678 DSP. 😃☆16Jan 23, 2019Updated 7 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆25Mar 20, 2025Updated last year
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- ☆25Nov 4, 2023Updated 2 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 7 months ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 2 months ago
- ☆21Mar 5, 2023Updated 3 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago