vsdip / vsdsram_sky130
☆40Updated 3 years ago
Alternatives and similar repositories for vsdsram_sky130:
Users that are interested in vsdsram_sky130 are comparing it to the libraries listed below
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- ☆12Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆33Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- SRAM☆21Updated 4 years ago
- ☆12Updated 7 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- ☆12Updated 3 weeks ago
- ☆14Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆61Updated this week
- ☆31Updated 2 months ago
- SKY130 SRAM macros generated by SRAM 22☆12Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- ☆16Updated 2 years ago
- Home of the open-source EDA course.☆35Updated last week
- Introductory course into static timing analysis (STA).☆86Updated 4 months ago