QuickLogic-Corp / EOS-S3Links
Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC
☆26Updated 3 years ago
Alternatives and similar repositories for EOS-S3
Users that are interested in EOS-S3 are comparing it to the libraries listed below
Sorting:
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆39Updated 4 years ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆41Updated 5 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆44Updated 5 months ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- FPGA Odysseus with ULX3S☆67Updated last year
- Cross compile FPGA tools☆21Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- ☆12Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 3 months ago
- UPduino☆27Updated 5 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago