QuickLogic-Corp / EOS-S3
Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC
☆25Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for EOS-S3
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- PMOD boards for ULX3S☆40Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- ☆40Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- LiteX project for the ButterStick bootloader☆12Updated last year
- Wishbone bridge over SPI☆11Updated 5 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆37Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- sample VCD files☆36Updated 9 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- I want to learn [n]Migen.☆39Updated 4 years ago
- ☆17Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- ☆43Updated 7 months ago