Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC
☆27Sep 1, 2021Updated 4 years ago
Alternatives and similar repositories for EOS-S3
Users that are interested in EOS-S3 are comparing it to the libraries listed below
Sorting:
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆63Nov 17, 2021Updated 4 years ago
- Open source FreeRTOS SDK for EOS S3 MCU+eFPGA SoC including gateware, software and documentation under QuickLogic Open Reconfigurable Com…☆50Jun 10, 2023Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Noir Computer☆16Jul 19, 2023Updated 2 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆41Mar 24, 2021Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- LuaJIT binding to libc☆16Nov 18, 2015Updated 10 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Sep 2, 2019Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Bitstream src for doppler☆17Apr 12, 2019Updated 6 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Receiving data from Bluetooth LE and forwarding it through OSC to Max☆19Sep 21, 2017Updated 8 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Aug 14, 2023Updated 2 years ago
- QuSoC demo projects and template☆24Jun 2, 2024Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- modular applets for the daisy patch☆22Jul 2, 2025Updated 7 months ago