Danishazmi29 / Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code
A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. There are many other use of FIFO also. FIFO uses a dual port memory and there will be two pointers to point read and write addresses. Here is a generalized block diagram of FIFO.
☆13Updated 7 years ago
Alternatives and similar repositories for Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code:
Users that are interested in Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code are comparing it to the libraries listed below
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- ☆41Updated 3 years ago
- ☆17Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆42Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆87Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- System Verilog using Functional Verification☆10Updated 11 months ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- UART design in SV and verification using UVM and SV☆41Updated 5 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆50Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- ☆16Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- Sample UVM code for axi ram dut☆31Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆90Updated 2 years ago
- VIP for AXI Protocol☆124Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI Interconnect☆47Updated 3 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago