Danishazmi29 / Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-codeLinks
A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. There are many other use of FIFO also. FIFO uses a dual port memory and there will be two pointers to point read and write addresses. Here is a generalized block diagram of FIFO.
☆15Updated 7 years ago
Alternatives and similar repositories for Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code
Users that are interested in Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code are comparing it to the libraries listed below
Sorting:
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆22Updated this week
- ☆47Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- System Verilog using Functional Verification☆12Updated last year
- VIP for AXI Protocol☆149Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆20Updated last year
- ☆13Updated 2 years ago
- ☆16Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- Network on Chip Implementation written in SytemVerilog☆190Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆27Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆20Updated last year
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 8 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- Simple cache design implementation in verilog☆49Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- round robin arbiter☆75Updated 11 years ago