Danishazmi29 / Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code
A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. There are many other use of FIFO also. FIFO uses a dual port memory and there will be two pointers to point read and write addresses. Here is a generalized block diagram of FIFO.
☆11Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆73Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆34Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆24Updated 4 years ago
- ☆36Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- ☆15Updated last year
- VIP for AXI Protocol☆109Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆81Updated 2 years ago
- AXI Interconnect☆46Updated 3 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆51Updated 7 years ago
- Sample UVM code for axi ram dut☆29Updated 2 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆16Updated 8 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- AXI总线连接器☆91Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆84Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated 2 years ago
- ☆26Updated 5 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆93Updated 6 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- SystemVerilog VIP for AMBA APB protocol☆67Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- round robin arbiter☆68Updated 10 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆89Updated 6 years ago