Danishazmi29 / Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-codeView external linksLinks
A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. There are many other use of FIFO also. FIFO uses a dual port memory and there will be two pointers to point read and write addresses. Here is a generalized block diagram of FIFO.
☆16Nov 5, 2017Updated 8 years ago
Alternatives and similar repositories for Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code
Users that are interested in Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code are comparing it to the libraries listed below
Sorting:
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆25Mar 20, 2025Updated 10 months ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 4 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆56Mar 21, 2024Updated last year
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 2 years ago
- ☆11May 4, 2022Updated 3 years ago
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- Memory management simulator, using Hashed Page Table. Page Replacement Algorithms: Least Recently Used (LRU) and Second Chance.☆10Apr 12, 2021Updated 4 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆10May 18, 2021Updated 4 years ago
- PyTorch Learning Tutorial in Chinese☆10Apr 15, 2018Updated 7 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 4 years ago
- watermarking program, Using the OpenCV library☆12May 27, 2016Updated 9 years ago
- ☆12Feb 9, 2020Updated 6 years ago
- Code for Disambiguating Monocular Depth Estimation with a Single Transient☆12Sep 8, 2020Updated 5 years ago
- Reinforcement learning on an Arduino to control an arm☆12Sep 19, 2017Updated 8 years ago
- Official Implementation of MAMM: Motion Control via Metric-Aligning Motion Matching☆20Aug 2, 2025Updated 6 months ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- ☆13Apr 24, 2022Updated 3 years ago
- Acquisition and Analysis Protocol for Quantitative MRI of the Spinal Cord☆13May 28, 2025Updated 8 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆14Feb 17, 2019Updated 6 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- ☆14May 8, 2018Updated 7 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Mar 7, 2020Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 6 years ago
- ☆12Jan 19, 2019Updated 7 years ago
- Human Protein Atlas image classification competition☆13May 22, 2023Updated 2 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- 模型量化工程 Base pretrained models and datasets in pytorch (MNIST, SVHN, CIFAR10, CIFAR100, STL10, AlexNet, VGG16, VGG19, ResNet, Inception,…☆12Aug 3, 2018Updated 7 years ago
- Code for Siggraph 2023 paper: Adaptive Local Basis Functions for Shape Completion☆14Jun 27, 2023Updated 2 years ago
- Convolutional Approximations to the General Non-Line-of-Sight Imaging Operator☆12Oct 27, 2019Updated 6 years ago
- SPADnet: Deep RGB-SPAD Sensor Fusion Assisted by Monocular Depth Estimation☆16Jul 5, 2020Updated 5 years ago
- Simple cache design implementation in verilog☆54Nov 20, 2023Updated 2 years ago
- Vitis HLS 2022.2 projects source code: C design, C simulation, RTL simulation.【vitis_hls工程】☆23Jun 9, 2025Updated 8 months ago