Hassan313 / Near-Threshold-SRAMLinks
This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.
☆11Updated 4 years ago
Alternatives and similar repositories for Near-Threshold-SRAM
Users that are interested in Near-Threshold-SRAM are comparing it to the libraries listed below
Sorting:
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆18Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆71Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆41Updated 3 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 6 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- ☆27Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆15Updated 2 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆22Updated last month
- Combination of Analog Circuit Sizing and DL.☆17Updated 2 years ago
- Memory Compiler Tutorial☆13Updated 5 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- SRAM☆22Updated 5 years ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆46Updated 2 years ago
- c++ version of ViT☆12Updated 2 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- ☆14Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆46Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated last week
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆27Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago