Hassan313 / Near-Threshold-SRAMLinks
This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.
☆12Updated 5 years ago
Alternatives and similar repositories for Near-Threshold-SRAM
Users that are interested in Near-Threshold-SRAM are comparing it to the libraries listed below
Sorting:
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆76Updated 3 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆18Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- Memory Compiler Tutorial☆13Updated 5 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆46Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- SRAM☆22Updated 5 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 6 years ago
- ☆27Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- c++ version of ViT☆12Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆64Updated this week
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- CNN accelerator☆28Updated 8 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆43Updated 3 years ago
- Template for project1 TPU☆21Updated 4 years ago