Hassan313 / Near-Threshold-SRAMLinks
This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.
☆11Updated 4 years ago
Alternatives and similar repositories for Near-Threshold-SRAM
Users that are interested in Near-Threshold-SRAM are comparing it to the libraries listed below
Sorting:
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆45Updated 5 years ago
- c++ version of ViT☆12Updated 2 years ago
- ☆25Updated 4 years ago
- Memory Compiler Tutorial☆12Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- ☆19Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 10 months ago
- ☆14Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆40Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 6 years ago
- Posit Arithmetic Cores generated with FloPoCo☆25Updated last year