Hassan313 / Near-Threshold-SRAMLinks
This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.
☆11Updated 4 years ago
Alternatives and similar repositories for Near-Threshold-SRAM
Users that are interested in Near-Threshold-SRAM are comparing it to the libraries listed below
Sorting:
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- ☆26Updated 4 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆18Updated 2 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆46Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- Automatic generation of real number models from analog circuits☆43Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated last week
- c++ version of ViT☆12Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆13Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- ☆34Updated 2 years ago
- SRAM☆23Updated 5 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆34Updated 7 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 4 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- Memory Compiler Tutorial☆12Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆43Updated 2 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 7 months ago
- Posit Arithmetic Cores generated with FloPoCo☆25Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago