UART cocotb module
☆11Jun 30, 2021Updated 4 years ago
Alternatives and similar repositories for cocotbext-uart
Users that are interested in cocotbext-uart are comparing it to the libraries listed below
Sorting:
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- ☆28Dec 15, 2025Updated 2 months ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated last year
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆74Feb 18, 2026Updated last week
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated last month
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆50Feb 19, 2026Updated last week
- A data acquisition framework in Python and Verilog.☆43Updated this week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆120Oct 3, 2025Updated 4 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- Example of how to get started with olofk/fusesoc.☆19Jul 25, 2021Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 2 weeks ago
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- PCI express simulation framework for Cocotb☆194Sep 8, 2025Updated 5 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Ethernet interface modules for Cocotb☆75Sep 8, 2025Updated 5 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆76Updated this week
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Feb 20, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆10Nov 13, 2025Updated 3 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago