SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.
☆29Mar 16, 2021Updated 4 years ago
Alternatives and similar repositories for spv8-public
Users that are interested in spv8-public are comparing it to the libraries listed below
Sorting:
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- An artificial matrix generator in C☆12Feb 16, 2023Updated 3 years ago
- VNEC: A Vectorized Non-Empty Column Format for SpMV on cross-platform multicore CPUs☆10Feb 6, 2024Updated 2 years ago
- Parallelized and vectorized SpMV on Intel Xeon Phi (Knights Landing, AVX512, KNL)☆24Feb 12, 2024Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- HIP acceleration of SpMV solver☆13May 17, 2025Updated 9 months ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- A simple program to make your Linux server act as TCP Transparent Proxy.☆25Mar 7, 2020Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- CIDR union / subtraction☆14Updated this week
- Repository holding the code base to AC-SpGEMM : "Adaptive Sparse Matrix-Matrix Multiplication on the GPU"☆31Jul 7, 2020Updated 5 years ago
- ☆98Feb 10, 2017Updated 9 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- ☆12Jul 3, 2018Updated 7 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- CSR5-based SpMV on CPUs, GPUs and Xeon Phi☆110Jun 10, 2024Updated last year
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Implementation and analysis of five different GPU based SPMV algorithms in CUDA☆40Feb 5, 2019Updated 7 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- The next generation judging system for Hydro (and vijos)☆43Nov 8, 2020Updated 5 years ago
- A sparse BLAS lib supporting multiple backends☆50Nov 23, 2025Updated 3 months ago
- Source code of the IPDPS '21 paper: "TileSpMV: A Tiled Algorithm for Sparse Matrix-Vector Multiplication on GPUs" by Yuyao Niu, Zhengyang…☆12Aug 12, 2022Updated 3 years ago
- A small app to generate a long path in traceroute.☆32Jan 9, 2026Updated last month
- Code for paper "Design Principles for Sparse Matrix Multiplication on the GPU" accepted to Euro-Par 2018☆73Oct 5, 2020Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- 5级流水线MIPS-lite微系统（北京工业大学计组课设）☆10Oct 1, 2021Updated 4 years ago
- ☆11Apr 29, 2024Updated last year
- General, Hybrid and Optimized Sparse Toolkit (Bitbucket mirror)☆12Apr 8, 2021Updated 4 years ago
- jie.ac.cn 中国杰学院☆11Jun 27, 2023Updated 2 years ago
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- A desktop application that provides visualization of basic algorithms and data structures. Implemented with JavaFX.☆13Sep 23, 2022Updated 3 years ago
- ☆87Updated this week
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago