revyos / xuantie-c900-bugsLinks
Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
☆24Updated 3 months ago
Alternatives and similar repositories for xuantie-c900-bugs
Users that are interested in xuantie-c900-bugs are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- A riscv emulator.☆19Updated last year
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- The 'missing header' for Chisel☆21Updated 7 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated last month
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Remote JTAG server for remote debugging☆42Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 2 months ago
- My knowledge base☆71Updated this week
- Microarchitecture diagrams of several CPUs☆43Updated 2 weeks ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- A tool to convert binary files to COE files 💫☆16Updated 2 weeks ago
- Nix template for the chisel-based industrial designing flows.☆47Updated 6 months ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- XuanTie vendor extension Instruction Set spec☆41Updated 4 months ago
- ☆10Updated 5 years ago
- RISC-V Online Help☆34Updated 2 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- Unofficial LoongArch Intrinsics Guide☆60Updated 2 months ago
- Examine and discover LoongArch instructions☆21Updated 3 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 10 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 6 years ago