Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
☆28Feb 10, 2026Updated last month
Alternatives and similar repositories for xuantie-c900-bugs
Users that are interested in xuantie-c900-bugs are comparing it to the libraries listed below
Sorting:
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- ☆11Dec 23, 2025Updated 2 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- jyy os enhanced☆13Jul 10, 2025Updated 8 months ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated this week
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- ☆78Oct 29, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- ☆22Apr 16, 2023Updated 2 years ago
- ☆19Dec 2, 2019Updated 6 years ago
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆22Jan 26, 2025Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- ☆25Dec 4, 2025Updated 3 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 4 months ago
- CPU micro benchmarks☆76Feb 11, 2026Updated 3 weeks ago
- ☆36Jul 22, 2025Updated 7 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- Library for reading IDA Pro databases.☆29May 1, 2021Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆33Mar 20, 2025Updated 11 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Patch your macOS kernel to enable support for the high-resolution timers on M1☆38May 8, 2025Updated 10 months ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last month
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Mar 3, 2026Updated last week
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆50Dec 17, 2025Updated 2 months ago
- Microarchitecture diagrams of several CPUs☆47Mar 3, 2026Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Plug & Play.☆47Nov 29, 2025Updated 3 months ago