revyos / xuantie-c900-bugsLinks
Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
☆24Updated 3 months ago
Alternatives and similar repositories for xuantie-c900-bugs
Users that are interested in xuantie-c900-bugs are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- The 'missing header' for Chisel☆21Updated 6 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated last month
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A riscv emulator.☆19Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Remote JTAG server for remote debugging☆41Updated last year
- My knowledge base☆67Updated 2 weeks ago
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated 2 weeks ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated 11 months ago
- Unofficial LoongArch Intrinsics Guide☆60Updated last month
- Plug & Play.☆39Updated last week
- ☆33Updated 3 years ago
- RISC-V Online Help☆33Updated last month
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Updated last year
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆43Updated 3 weeks ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated this week
- A tool to convert binary files to COE files 💫☆16Updated 3 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 7 months ago
- Nix template for the chisel-based industrial designing flows.☆45Updated 5 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 10 months ago
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- Trivial RISC-V Linux binary bootloader☆52Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year