DongshanPI / DongshanPI-D1s_BareMetalLinks
国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!
☆13Updated last year
Alternatives and similar repositories for DongshanPI-D1s_BareMetal
Users that are interested in DongshanPI-D1s_BareMetal are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆25Updated 3 years ago
- ☆14Updated 7 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆14Updated last year
- Cortex_m0软核源码,可 以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆25Updated 4 years ago
- 8051 core☆106Updated 11 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- ☆14Updated 5 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- USB 1.1 PHY☆11Updated 11 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- ☆16Updated 6 years ago
- RV64GC Linux Capable RISC-V Core☆26Updated last week
- ☆18Updated 7 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- SEA-S7_gesture recognition☆16Updated 5 years ago
- QSPI for SoC☆22Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆82Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- USB-PD-3.1-Verilog☆15Updated last year
- SPI-Flash XIP Interface (Verilog)☆41Updated 3 years ago