DongshanPI / DongshanPI-D1s_BareMetal

Related projects ⓘ

Alternatives and complementary repositories for DongshanPI-D1s_BareMetal

• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆24Updated 3 years ago
• metro94 / RV-DAP-Plus
  ☆25Updated 3 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆22Updated 2 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆22Updated last year
• CospanDesign / nysa-sdio-device
  SDIO Device Verilog Core
  ☆22Updated 6 years ago
• kangyuzhe666 / zynq7010-pynq-2.5
  蚂蚁S9矿板移植pynq2.5
  ☆21Updated 4 years ago
• wuhanstudio / picorv32_EG4S20
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆12Updated last year
• nucleisys / n200-doc
  Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php
  ☆25Updated 3 years ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆24Updated 4 years ago
• verimake-team / SparkRoad-FPGA
  ☆14Updated 5 years ago
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆40Updated 7 months ago
• shenyaming / riscv-fpga
  Share JTAG chain within RISCV core and Xilinx FPGA.
  ☆9Updated 5 years ago
• AIOT-CAT / xvcd-ch347
  CH347 Xilinx Virtual Cable
  ☆12Updated 5 months ago
• tomverbeure / vexriscv_ocd_blog
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆21Updated 2 years ago
• libc0607 / ch552-ag1k-msd
  Load bitstream to AG1K series FPGA using CH552
  ☆12Updated 3 years ago
• YuzukiHD / YuzukiNezha-D1s
  YuzukiNezha D1s is a SOM based on Allwinner D1s
  ☆15Updated 2 years ago
• ultraembedded / core_ram_tester
  AXI-4 RAM Tester Component
  ☆16Updated 4 years ago
• xiaotianbc / FPGA_XDMA_Demo
  a simple FPGA xdma demo based Memblaze
  ☆14Updated last year
• shalan / QSPI_XIP_CTRL_DMC
  Quad SPI Flash XIP Controller with a direct mapped cache
  ☆11Updated 3 years ago
• baochuquan / RISCV-MMU
  ☆14Updated 7 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆28Updated 4 years ago
• ultraembedded / core_mmc
  MMC (and derivative standards) host controller
  ☆22Updated 4 years ago
• caicaicai-ji / QSPI_FOR_SOC
  QSPI for SoC
  ☆16Updated 5 years ago
• rgwan / open-ec
  Opensource embedded controller firmware for sipeed boards.
  ☆33Updated 5 years ago
• freecores / turbo8051
  turbo 8051
  ☆28Updated 7 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 3 years ago
• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆36Updated 6 months ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆35Updated 3 years ago
• WangXuan95 / FPGA-HDMI
  An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
  ☆37Updated 4 months ago