DongshanPI / DongshanPI-D1s_BareMetalView external linksLinks
国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！
☆16May 9, 2024Updated last year
Alternatives and similar repositories for DongshanPI-D1s_BareMetal
Users that are interested in DongshanPI-D1s_BareMetal are comparing it to the libraries listed below
Sorting:
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆21Dec 10, 2024Updated last year
- 这是一个基于杰杰大佬mqttclient进行封装的精简调用接口版本，进一步降低了使用者的门槛，杰杰大佬的Github: https://github.com/jiejieTop/mqttclient)☆16Aug 8, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- 收集了诸位大神的常用OpenWrt软件包源码合集，建议使用Lean源码,Lienol源码。☆23Jun 25, 2021Updated 4 years ago
- The API for UAV by PowerVision☆10Jan 11, 2018Updated 8 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆37Feb 9, 2026Updated last week
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Mainline-friendly SPL for D1☆34Nov 1, 2022Updated 3 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆108Apr 12, 2025Updated 10 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- A baremetal experiment of Allwinner D1, without FEL☆33May 4, 2023Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- How to install MerryIOT Firmware and get SSH Access on PantherX2 Devices☆10Mar 27, 2024Updated last year
- Allwinner V40 T3 R40 user manual☆12Nov 14, 2018Updated 7 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Jan 7, 2023Updated 3 years ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆12Jun 20, 2024Updated last year
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- JTAG debugging support for Allwinner SoCs☆10May 2, 2024Updated last year
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- ☆13Jun 24, 2022Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Zynq 7020 移植Threadx 官方例程 （来自expresslogic.sharefile.com）☆11Mar 11, 2022Updated 3 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago