Boucii / RISC-V-Ladder
An out-of-order, dual issueed RISC-V core and SOC, a working project.
☆11Updated last year
Related projects: ⓘ
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 4 years ago
- ☆14Updated last year
- verification of simple axi-based cache☆16Updated 5 years ago
- ☆23Updated 4 years ago
- commit rtl and build cosim env☆13Updated 7 months ago
- ☆17Updated last year
- ☆19Updated last year
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆20Updated last year
- ☆35Updated 2 years ago
- ☆46Updated last month
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- upgrade to e203 (a risc-v core)☆36Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 3 months ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 11 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆46Updated last year
- 使用Verilog设计的带四舍五入功能的浮点加法器☆19Updated 12 years ago
- ☆10Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆24Updated last year
- 异步FIFO的内部实现☆23Updated 6 years ago
- HYF's high quality verilog codes☆9Updated 2 months ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- ☆36Updated 5 years ago
- ☆40Updated 2 months ago
- Pick your favorite language to verify your chip.☆26Updated this week
- YSYX RISC-V Project NJU Study Group☆12Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- ☆16Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆28Updated 2 years ago
- ☆75Updated last week