Boucii / RISC-V-LadderLinks
An out-of-order, dual issueed RISC-V core and SOC, a working project.
☆11Updated 2 years ago
Alternatives and similar repositories for RISC-V-Ladder
Users that are interested in RISC-V-Ladder are comparing it to the libraries listed below
Sorting:
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- commit rtl and build cosim env☆15Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆12Updated 2 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆22Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- 自建 chisel 工程模板☆14Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆29Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- ☆20Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated 2 months ago
- EE577b-Course-Project☆17Updated 5 years ago
- ☆55Updated 6 years ago
- HYF's high quality verilog codes☆15Updated 9 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆10Updated 3 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 7 months ago
- ☆10Updated 5 years ago
- ☆19Updated last week
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆27Updated 8 months ago
- systemc建模相关☆27Updated 11 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 9 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆14Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year