redchenjs / wujian100_open
平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for wujian100_open
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- ☆16Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- ☆18Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- ☆16Updated 2 years ago
- QSPI for SoC☆16Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- Verification IP for UART protocol☆15Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- ☆9Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- ☆34Updated 9 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- ☆11Updated last year
- ☆33Updated 2 years ago
- ☆21Updated 3 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- soc integration script and integration smoke script☆21Updated 2 years ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆21Updated 4 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆14Updated 4 months ago
- verification of simple axi-based cache☆17Updated 5 years ago
- ☆20Updated 5 years ago