redchenjs / wujian100_open
平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）
☆18Updated last year
Alternatives and similar repositories for wujian100_open:
Users that are interested in wujian100_open are comparing it to the libraries listed below
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- ☆16Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- QSPI for SoC☆20Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆18Updated 2 years ago
- ☆36Updated 9 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- ☆14Updated 5 years ago
- USB 2.0 Device IP Core☆60Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- ☆20Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 9 months ago
- ☆18Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆35Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- I2C Master and Slave☆32Updated 9 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- commit rtl and build cosim env☆14Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago