redchenjs / wujian100_openView external linksLinks
平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）
☆22Sep 2, 2023Updated 2 years ago
Alternatives and similar repositories for wujian100_open
Users that are interested in wujian100_open are comparing it to the libraries listed below
Sorting:
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 3 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- ☆12Nov 11, 2015Updated 10 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆14Apr 24, 2023Updated 2 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- ☆18Aug 11, 2022Updated 3 years ago
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago