Nuclei-Software / e603_hbirdLinks
RV64GC Linux Capable RISC-V Core
☆48Updated 2 months ago
Alternatives and similar repositories for e603_hbird
Users that are interested in e603_hbird are comparing it to the libraries listed below
Sorting:
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆44Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆72Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆30Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆57Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated 3 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆32Updated 2 weeks ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- matrix-coprocessor for RISC-V☆26Updated last week
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆30Updated last month
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆16Updated last month
- ☆32Updated last month
- ☆30Updated 9 months ago
- PCI Express controller model☆71Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆21Updated 7 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- ☆33Updated 9 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year