hossamfadeel / Verilog-Based-NoC-SimulatorLinks
Verilog-Based-NoC-Simulator
☆10Updated 9 years ago
Alternatives and similar repositories for Verilog-Based-NoC-Simulator
Users that are interested in Verilog-Based-NoC-Simulator are comparing it to the libraries listed below
Sorting:
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Updated 10 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- ☆13Updated 2 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- RISC-V IOMMU in verilog☆18Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 7 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 3 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 3 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 5 years ago
- NoC based MPSoC☆11Updated 11 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 6 months ago
- ☆16Updated 6 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- ☆12Updated 9 years ago
- ☆30Updated 2 weeks ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Network on Chip for MPSoC☆27Updated 3 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 3 weeks ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago