hossamfadeel / Verilog-Based-NoC-Simulator
Verilog-Based-NoC-Simulator
☆10Updated 8 years ago
Alternatives and similar repositories for Verilog-Based-NoC-Simulator:
Users that are interested in Verilog-Based-NoC-Simulator are comparing it to the libraries listed below
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Direct Access Memory for MPSoC☆12Updated this week
- ☆13Updated 2 months ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- ☆12Updated 9 years ago
- ☆26Updated 2 weeks ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 3 months ago
- ☆12Updated 2 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆12Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- ☆25Updated last year
- ☆26Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 2 months ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆13Updated 10 months ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago