hossamfadeel / Verilog-Based-NoC-SimulatorLinks
Verilog-Based-NoC-Simulator
☆10Updated 9 years ago
Alternatives and similar repositories for Verilog-Based-NoC-Simulator
Users that are interested in Verilog-Based-NoC-Simulator are comparing it to the libraries listed below
Sorting:
- ☆13Updated 8 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 10 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆18Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 9 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- ☆13Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated 5 months ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- RISC-V IOMMU in verilog☆20Updated 3 years ago
- ☆16Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆18Updated last week
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆17Updated 6 months ago
- ☆30Updated 2 weeks ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆12Updated 9 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 9 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 5 years ago