☆34Jul 28, 2025Updated 7 months ago
Alternatives and similar repositories for trinity
Users that are interested in trinity are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆20Aug 20, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- documentation for ventus gpgpu☆20Mar 25, 2025Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆22Jan 26, 2025Updated last year
- gem5 FS模式实验手册☆45Mar 8, 2023Updated 3 years ago
- 东秦第五届龙芯班仓库☆10Oct 22, 2023Updated 2 years ago
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 5 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 3 months ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- ☆82Feb 2, 2026Updated last month
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆16Jun 24, 2021Updated 4 years ago
- ☆11Dec 23, 2025Updated 3 months ago
- Vector math library using RISC-V vector ISA via C intrinsic☆24Jan 14, 2026Updated 2 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆149Jun 23, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- ☆14Feb 24, 2025Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- ☆81Oct 29, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Mar 6, 2026Updated 2 weeks ago
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆29Dec 24, 2025Updated 2 months ago
- ☆67Apr 22, 2025Updated 11 months ago
- jyy os enhanced☆13Jul 10, 2025Updated 8 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- ☆10Oct 8, 2021Updated 4 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆25Mar 8, 2026Updated 2 weeks ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago