☆108Oct 28, 2026Updated last week
Alternatives and similar repositories for YuQuan
Users that are interested in YuQuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- ☆26Oct 14, 2026Updated 3 weeks ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 27, 2026Updated last week
- ☆27Oct 25, 2026Updated last week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- ☆85Aug 30, 2022Updated 4 years ago
- ☆258Jun 25, 2025Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- RV64GC Linux Capable RISC-V Core☆74Aug 7, 2026Updated 3 months ago
- ☆22Oct 12, 2026Updated 3 weeks ago
- ☆13Oct 11, 2023Updated 3 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- ☆16May 25, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- small tools developed at work☆10Aug 25, 2026Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- A fork of Xiangshan for AI☆65Updated this week
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- FPGA-based SATA-DMA Host Controller☆36Nov 20, 2025Updated 11 months ago
- ☆34Mar 19, 2026Updated 7 months ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆98Feb 28, 2018Updated 8 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Pick your favorite language to verify your chip.☆96Oct 28, 2026Updated last week
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- ☆102Aug 25, 2025Updated last year
- A Customized ASIC framework for Retro Stuff☆38Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A continuously updated DDR, LPDDR, GDDR & HBM engineering knowledge base: published and upcoming JEDEC standards, protocol, controller, P…☆39Sep 5, 2026Updated 2 months ago
- IEEE P1735 decryptor for VHDL☆42Jun 23, 2015Updated 11 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆249Jul 16, 2023Updated 3 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆17Updated this week
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago