OpenXiangShan / YuQuanLinks
☆59Updated last week
Alternatives and similar repositories for YuQuan
Users that are interested in YuQuan are comparing it to the libraries listed below
Sorting:
- ☆17Updated 4 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- 开放验证平台NutShell Cache验证案例☆11Updated 2 months ago
- ☆22Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 3 weeks ago
- Advanced Architecture Labs with CVA6☆77Updated 2 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 3 weeks ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- ☆58Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆52Updated last year
- ☆29Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- ☆33Updated 10 months ago
- ☆71Updated last week
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- RV64GC Linux Capable RISC-V Core☆52Updated 3 months ago
- ☆33Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week
- matrix-coprocessor for RISC-V☆30Updated 2 months ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago