Alternatives and similar repositories for bitfield:

Users that are interested in bitfield are comparing it to the libraries listed below

• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆296Updated 3 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆236Updated 2 weeks ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆334Updated 2 weeks ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆275Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆190Updated 2 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆117Updated 2 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆427Updated 7 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆653Updated this week
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆105Updated 7 months ago
• Wren6991 / asciiwave
  Turn WaveDrom timing diagrams into ASCII art
  ☆156Updated last year
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆206Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆682Updated this week
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆212Updated 3 years ago
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆265Updated last year
• timvideos / litex-buildenv
  An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!
  ☆217Updated 2 years ago
• the-aerospace-corporation / satcat5
  SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
  ☆442Updated this week
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆313Updated 2 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆797Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆386Updated 4 months ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆411Updated last week
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆382Updated this week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆388Updated 3 weeks ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆639Updated 3 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆291Updated last month
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆202Updated 3 years ago
• RobertBaruch / nmigen-tutorial
  A tutorial for using nmigen
  ☆309Updated 4 years ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆669Updated 3 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆410Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,276Updated 2 weeks ago