bit field diagram renderer
☆394Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for bitfield
Users that are interested in bitfield are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram rendering engine☆3,448Jul 8, 2026Updated 2 weeks ago
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated 2 weeks ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 8 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- datasheet generator☆31Jul 18, 2025Updated last year
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 2 months ago
- 🔁 elastic circuit toolchain☆33Updated this week
- hardware library for hwt (= ipcore repo)☆45Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated last month
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 2 weeks ago
- ☆28Mar 17, 2026Updated 4 months ago
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 3 months ago
- draws an SVG schematic from a JSON netlist☆809Jan 25, 2024Updated 2 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆265Jun 6, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆534Jul 16, 2026Updated last week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 10 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago