bit field diagram renderer
☆394Oct 25, 2026Updated this week
Alternatives and similar repositories for bitfield
Users that are interested in bitfield are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram rendering engine☆3,513Updated this week
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Updated this week
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- datasheet generator☆31Sep 10, 2026Updated last month
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆40Sep 3, 2024Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Oct 23, 2026Updated last week
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- ☆28Mar 17, 2026Updated 7 months ago
- SystemRDL 2.0 language compiler front-end☆288Oct 7, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 months ago
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- Sphinx extension for embedding KiCAD board views created with PcbDraw☆12Jun 27, 2021Updated 5 years ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated last week
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Python package for writing Value Change Dump (VCD) files.☆136Oct 19, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- draws an SVG schematic from a JSON netlist☆836Jan 25, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆559Oct 15, 2026Updated 2 weeks ago
- Streaming based VHDL parser.☆86Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week