Alternatives and similar repositories for bitfield

Users that are interested in bitfield are comparing it to the libraries listed below

• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆296Updated 3 years ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆417Updated last month
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆247Updated last month
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆335Updated last month
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆709Updated last year
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆276Updated last year
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆119Updated 2 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆190Updated 2 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆240Updated 8 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆660Updated this week
• Wren6991 / asciiwave
  Turn WaveDrom timing diagrams into ASCII art
  ☆158Updated last year
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆106Updated 9 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆419Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆696Updated last week
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆329Updated last month
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆805Updated 3 weeks ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆305Updated last year
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆391Updated 5 months ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆276Updated 5 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆217Updated 3 years ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆311Updated 4 months ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆308Updated 2 years ago
• RobertBaruch / nmigen-tutorial
  A tutorial for using nmigen
  ☆311Updated 4 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆211Updated 2 months ago
• timvideos / litex-buildenv
  An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!
  ☆217Updated 3 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆435Updated 9 months ago
• pieter3d / simview
  ☆79Updated last year
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆390Updated this week
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆203Updated 3 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆558Updated last month