bit field diagram renderer
☆395Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for bitfield
Users that are interested in bitfield are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram rendering engine☆3,435Jun 13, 2026Updated 3 weeks ago
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 3 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- datasheet generator☆31Jul 18, 2025Updated 11 months ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- D3.js and ELK based schematic visualizer☆120May 13, 2026Updated last month
- hardware library for hwt (= ipcore repo)☆44Jun 22, 2026Updated last week
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- ☆28Mar 17, 2026Updated 3 months ago
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Code generation tool for control and status registers☆461Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆55Dec 26, 2023Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆280Apr 10, 2026Updated 2 months ago
- draws an SVG schematic from a JSON netlist☆800Jan 25, 2024Updated 2 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225Jun 22, 2026Updated last week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆263Jun 6, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆525Jun 23, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆835May 14, 2026Updated last month
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 9 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- A curated list of awesome resources for HDL design and verification☆174Jun 26, 2026Updated last week