bit field diagram renderer
☆386Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for bitfield
Users that are interested in bitfield are comparing it to the libraries listed below
Sorting:
- Digital timing diagram rendering engine☆3,353Jul 10, 2025Updated 7 months ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 2 months ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- CLI for WaveDrom☆66Feb 22, 2024Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆271Jan 16, 2026Updated last month
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 3 weeks ago
- draws an SVG schematic from a JSON netlist☆770Jan 25, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- ☆25Apr 4, 2025Updated 11 months ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- ☆20Jun 18, 2022Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆422Feb 14, 2026Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago