Alternatives and similar repositories for bitfield

Users that are interested in bitfield are comparing it to the libraries listed below

• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆301Updated 4 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆273Updated 3 weeks ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆442Updated 3 months ago
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆761Updated 2 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 3 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆253Updated last year
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆355Updated last month
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆190Updated last week
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆340Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆323Updated 2 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆201Updated 3 years ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆209Updated 4 years ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆320Updated 2 weeks ago
• Wren6991 / asciiwave
  Turn WaveDrom timing diagrams into ASCII art
  ☆166Updated last year
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆283Updated last year
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆450Updated this week
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆108Updated last year
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆231Updated 3 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆696Updated last week
• timvideos / litex-buildenv
  An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!
  ☆219Updated 3 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆313Updated 2 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆244Updated last month
• pieter3d / simview
  ☆91Updated 3 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆466Updated 3 weeks ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆847Updated 8 months ago
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆293Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆286Updated 6 years ago
• XekriRedmane / nmigen-tutorial
  A tutorial for using nmigen
  ☆313Updated 4 years ago
• emard / ulx3s
  PCB for ULX3S FPGA R&D board
  ☆422Updated 9 months ago