bit field diagram renderer
☆394Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for bitfield
Users that are interested in bitfield are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram rendering engine☆3,507Aug 31, 2026Updated last month
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated 3 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- datasheet generator☆31Sep 10, 2026Updated 3 weeks ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆40Sep 3, 2024Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 4 months ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 2 months ago
- hardware library for hwt (= ipcore repo)☆45Sep 20, 2026Updated 2 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- Hardware Description Languages☆1,176Jul 9, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 2 months ago
- ☆28Mar 17, 2026Updated 6 months ago
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,953Sep 23, 2026Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆287Sep 22, 2026Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 2 weeks ago
- draws an SVG schematic from a JSON netlist☆829Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆847Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆555Sep 19, 2026Updated 2 weeks ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago