bit field diagram renderer
☆392Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for bitfield
Users that are interested in bitfield are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital timing diagram rendering engine☆3,480Updated this week
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated last month
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- datasheet generator☆31Updated this week
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆40Sep 3, 2024Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 3 months ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated last month
- hardware library for hwt (= ipcore repo)☆45Aug 24, 2026Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 2 months ago
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated last month
- ☆28Mar 17, 2026Updated 5 months ago
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 months ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,928Updated this week
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 4 months ago
- draws an SVG schematic from a JSON netlist☆824Jan 25, 2024Updated 2 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated last week
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆544Aug 5, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 3 weeks ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 11 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- SystemVerilog linter☆391Nov 6, 2025Updated 9 months ago