Alternatives and similar repositories for wavedrom.github.io

Users that are interested in wavedrom.github.io are comparing it to the libraries listed below

• wavedrom / wavedrom
  Digital timing diagram rendering engine
  ☆3,342Updated 6 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆690Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆680Updated 11 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆871Updated 4 years ago
• Digilent / vivado-library
  ☆666Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,394Updated last year
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆901Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆811Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,385Updated last week
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,143Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆867Updated this week
• wuxx / icesugar
  iCESugar FPGA Board (base on iCE40UP5k)
  ☆424Updated 4 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,535Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,762Updated last month
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,044Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,248Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆863Updated last year
• Digilent / vivado-boards
  ☆485Updated 6 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,341Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆533Updated 11 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆570Updated 3 years ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆507Updated 3 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,913Updated last week
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆862Updated last year
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,847Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆614Updated 7 years ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 6 months ago
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆761Updated 2 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆246Updated last year
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,196Updated this week