Alternatives and similar repositories for wavedrom.github.io

Users that are interested in wavedrom.github.io are comparing it to the libraries listed below

• wavedrom / wavedrom
  Digital timing diagram rendering engine
  ☆3,342Updated 6 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆871Updated 4 years ago
• Digilent / vivado-library
  ☆666Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆680Updated 11 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆690Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆533Updated 11 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,394Updated last year
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆867Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆863Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆570Updated 3 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆614Updated 7 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,385Updated last week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,847Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,487Updated last week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,540Updated this week
• Digilent / vivado-boards
  ☆485Updated 6 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,044Updated this week
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆646Updated last year
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆811Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆858Updated 11 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆901Updated this week
• wuxx / icesugar
  iCESugar FPGA Board (base on iCE40UP5k)
  ☆424Updated 4 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,526Updated last year
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆960Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,248Updated this week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 6 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆632Updated 9 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,746Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,918Updated this week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,952Updated 11 months ago