CLI for WaveDrom
☆66Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for cli
Users that are interested in cli are comparing it to the libraries listed below
Sorting:
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆12Jun 30, 2023Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Primary GIT Repository for the Zephyr Project☆12Updated this week
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Re-coded Xilinx primitives for Verilator use☆52Jun 24, 2025Updated 8 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Digital timing diagram rendering engine☆3,353Jul 10, 2025Updated 7 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A command-line tool for displaying vcd waveforms.☆67Feb 19, 2024Updated 2 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- Convert hexadecimal numbers to decimal and vice versa.☆14Aug 5, 2024Updated last year
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- Extends literalinclude to include URLs☆16Jan 22, 2026Updated last month
- ☆18Jul 9, 2025Updated 7 months ago
- Hardware Description Language Translator☆18Updated this week
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- bit field diagram renderer☆386Feb 22, 2024Updated 2 years ago
- fpga.el - FPGA & ASIC Utils for Emacs☆22Nov 19, 2025Updated 3 months ago
- Direct Python interface to Altera SLD Mega-function☆20Apr 26, 2014Updated 11 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- ☆25Apr 4, 2025Updated 11 months ago
- Hardware Description Library☆87Feb 17, 2026Updated 2 weeks ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Feb 25, 2026Updated last week
- Source code for reference designs applications☆22Mar 5, 2025Updated 11 months ago
- GPIB IEEE 488.1 core☆26Apr 11, 2022Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 2 weeks ago
- Gallery of 4K Executable Graphics artworks from the Demoscene.☆28Aug 19, 2025Updated 6 months ago
- ☆26Sep 3, 2020Updated 5 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago