wavedrom / cliLinks
CLI for WaveDrom
☆66Updated last year
Alternatives and similar repositories for cli
Users that are interested in cli are comparing it to the libraries listed below
Sorting:
- Python script to transform a VCD file to wavedrom format☆84Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆51Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 5 years ago
- A command-line tool for displaying vcd waveforms.☆66Updated last year
- Streaming based VHDL parser.☆84Updated last year
- Simple parser for extracting VHDL documentation☆74Updated last year
- HDL symbol generator☆200Updated 3 years ago
- WaveDrom compatible python command line☆112Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated last year
- WAL enables programmable waveform analysis.☆163Updated 2 months ago
- Verilog wishbone components☆124Updated 2 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆119Updated last year
- ☆139Updated 3 weeks ago
- Render waveforms inside VSCode with WaveDrom☆38Updated 3 weeks ago
- A JSON library implemented in VHDL.☆82Updated last month
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- ☆91Updated 3 months ago
- Python package for writing Value Change Dump (VCD) files.☆130Updated last year
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Updated 2 years ago
- sample VCD files☆40Updated last month
- FuseSoC standard core library☆151Updated last month
- Generate address space documentation HTML from compiled SystemRDL input☆61Updated 3 weeks ago
- VHDL related news.☆27Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆74Updated 4 months ago
- Web-based HDL diagramming tool☆82Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆64Updated 2 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Updated 6 months ago
- An open-source HDL register code generator fast enough to run in real time.☆82Updated this week
- Control and Status Register map generator for HDL projects☆129Updated 8 months ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year