CLI for WaveDrom
☆68Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for cli
Users that are interested in cli are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆14Jun 30, 2023Updated 3 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 11 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Re-coded Xilinx primitives for Verilator use☆56Jun 24, 2025Updated last year
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Digital timing diagram rendering engine☆3,506Aug 31, 2026Updated last month
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 8 months ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- A command-line tool for displaying vcd waveforms.☆72Feb 19, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- HardCaml example designs☆18Jun 13, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- ☆12Sep 26, 2021Updated 5 years ago
- bit field diagram renderer☆394Feb 22, 2024Updated 2 years ago
- Orbcode support library for ARM Cortex-M trace components☆18Nov 9, 2024Updated last year
- fpga.el - FPGA & ASIC Utils for Emacs☆22Sep 15, 2026Updated 3 weeks ago
- Primary GIT Repository for the Zephyr Project☆13Updated this week
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jul 18, 2020Updated 6 years ago
- The RISC-V External Debug Security Specification☆20Oct 5, 2026Updated last week
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- datasheet generator☆31Sep 10, 2026Updated last month
- Convert hexadecimal numbers to decimal and vice versa.☆14Aug 5, 2024Updated 2 years ago
- Tooling to use the Pynq Board somewhat nicely☆13Dec 5, 2022Updated 3 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Hardware Description Language Translator☆19Aug 7, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- ☆28Mar 17, 2026Updated 6 months ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- ☆15Apr 11, 2025Updated last year
- ☆27Sep 3, 2020Updated 6 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago