CLI for WaveDrom
☆69Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for cli
Users that are interested in cli are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆12Jun 30, 2023Updated 2 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- Re-coded Xilinx primitives for Verilator use☆52Jun 24, 2025Updated 8 months ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- ☆10Jun 4, 2021Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 2 months ago
- Digital timing diagram rendering engine☆3,358Jul 10, 2025Updated 8 months ago
- A command-line tool for displaying vcd waveforms.☆68Feb 19, 2024Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Documentation archive for onboard hardware and in-tree applets of the Glasgow Interface Explorer☆17Mar 17, 2026Updated last week
- Demonstrating systemverilog, verilator and google test for verification☆10Mar 3, 2021Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Orbcode support library for ARM Cortex-M trace components☆17Nov 9, 2024Updated last year
- bit field diagram renderer☆389Feb 22, 2024Updated 2 years ago
- Primary GIT Repository for the Zephyr Project☆12Updated this week
- ☆11Jul 18, 2020Updated 5 years ago
- Convert hexadecimal numbers to decimal and vice versa.☆14Aug 5, 2024Updated last year
- fpga.el - FPGA & ASIC Utils for Emacs☆21Nov 19, 2025Updated 4 months ago
- datasheet generator☆30Jul 18, 2025Updated 8 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆40Feb 16, 2026Updated last month
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- ☆25Mar 17, 2026Updated last week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- Hardware Description Language Translator☆18Feb 28, 2026Updated 3 weeks ago
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year