wavedrom / cliLinks
CLI for WaveDrom
☆63Updated last year
Alternatives and similar repositories for cli
Users that are interested in cli are comparing it to the libraries listed below
Sorting:
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- A command-line tool for displaying vcd waveforms.☆63Updated last year
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- HDL symbol generator☆195Updated 2 years ago
- WAL enables programmable waveform analysis.☆160Updated last week
- Streaming based VHDL parser.☆84Updated last year
- Simple parser for extracting VHDL documentation☆72Updated last year
- Render waveforms inside VSCode with WaveDrom☆38Updated 5 months ago
- WaveDrom compatible python command line☆109Updated 2 years ago
- Verilog wishbone components☆119Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆87Updated 10 months ago
- ☆85Updated 2 weeks ago
- A JSON library implemented in VHDL.☆79Updated 3 years ago
- Web-based HDL diagramming tool☆79Updated 2 years ago
- VCD file (Value Change Dump) command line viewer☆120Updated 2 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆62Updated 2 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆57Updated last month
- sample VCD files☆39Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated last week
- An abstract language model of VHDL written in Python.☆57Updated this week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆68Updated 3 weeks ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆65Updated last month
- FuseSoC standard core library☆147Updated 5 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆82Updated 5 years ago