Alternatives and similar repositories for cli:

Users that are interested in cli are comparing it to the libraries listed below

• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆65Updated last month
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 3 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• pieter3d / simview
  ☆77Updated last year
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆60Updated 2 weeks ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆35Updated last month
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 4 years ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆102Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 7 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 5 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆47Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆188Updated 2 years ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆56Updated this week
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆43Updated 2 years ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆52Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆110Updated last week
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated last year
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆100Updated 3 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆37Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆55Updated 4 months ago
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆36Updated 7 months ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆112Updated 3 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆73Updated 2 weeks ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆44Updated last year
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆52Updated 2 weeks ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆113Updated 2 years ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆77Updated 2 years ago
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆79Updated last year
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 7 months ago