wavedrom / cliLinks
CLI for WaveDrom
☆62Updated last year
Alternatives and similar repositories for cli
Users that are interested in cli are comparing it to the libraries listed below
Sorting:
- A JSON library implemented in VHDL.☆79Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Streaming based VHDL parser.☆84Updated 10 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- An abstract language model of VHDL written in Python.☆52Updated this week
- A command-line tool for displaying vcd waveforms.☆58Updated last year
- ☆79Updated last year
- FuseSoC standard core library☆139Updated last week
- WAL enables programmable waveform analysis.☆151Updated 3 months ago
- Verilog wishbone components☆115Updated last year
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆44Updated 3 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆61Updated last week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- OSVVM Documentation☆34Updated last month
- HDL symbol generator☆189Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- Simple parser for extracting VHDL documentation☆71Updated 10 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆113Updated 8 months ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- Generate address space documentation HTML from compiled SystemRDL input☆53Updated last month
- FPGA and Digital ASIC Build System☆74Updated 2 weeks ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 9 months ago
- Announcements related to Verilator☆39Updated 5 years ago