Alternatives and similar repositories for cli

Users that are interested in cli are comparing it to the libraries listed below

• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆47Updated 3 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆81Updated 3 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 8 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆63Updated last year
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 4 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆195Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated last week
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆38Updated 5 months ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆109Updated 2 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆119Updated last year
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆116Updated last year
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆87Updated 10 months ago
• pieter3d / simview
  ☆85Updated 2 weeks ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆79Updated 3 years ago
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆79Updated 2 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 2 years ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆24Updated 3 years ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆62Updated 2 years ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆57Updated last month
• wavedrom / vcd-samples
  sample VCD files
  ☆39Updated last month
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆74Updated last week
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated last week
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆57Updated this week
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆68Updated 3 weeks ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆65Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆147Updated 5 months ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆82Updated 5 years ago