Alternatives and similar repositories for systemrdl-compiler

Users that are interested in systemrdl-compiler are comparing it to the libraries listed below

• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆206Updated last year
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆165Updated last month
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆257Updated 11 months ago
• svunit / svunit
  ☆208Updated 10 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆118Updated 3 months ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆135Updated 2 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆243Updated 4 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆356Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆435Updated 4 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆243Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆312Updated 6 months ago
• raysalemi / Python4RTLVerification
  ☆174Updated 3 years ago
• olofk / ipyxact
  Python-based IP-XACT parser and utilities
  ☆142Updated last year
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆312Updated 3 weeks ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆165Updated last month
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆146Updated 11 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆439Updated last week
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆309Updated 3 months ago
• accellera-official / uvm-core
  ☆109Updated last year
• accellera / uvm
  ☆60Updated 9 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆354Updated last week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆284Updated 6 years ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆196Updated 3 years ago
• subbdue / systemverilog.io
  Code used in
  ☆201Updated 8 years ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆74Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆492Updated last week
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆136Updated last month
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆225Updated 10 months ago