☆28Mar 17, 2026Updated 6 months ago
Alternatives and similar repositories for sphinx-vhdl
Users that are interested in sphinx-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 2 months ago
- VHDL related news.☆27Updated this week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Testbed for testing NetFlow/IPFIX network monitoring probes. Includes tools for PCAP generation and replay of 1/10/100G network traffic.☆60Aug 13, 2026Updated last month
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- Network Development Kit (NDK) for FPGA cards with example application☆97Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 11 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated last month
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 2 months ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- Unified Coverage Interoperability Standard (UCIS)☆15Sep 2, 2026Updated 2 weeks ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Aug 27, 2026Updated 3 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- An abstract language model of VHDL written in Python.☆65Sep 2, 2026Updated 2 weeks ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Sep 10, 2026Updated last week
- Digital Circuit rendering engine☆40Jul 9, 2026Updated 2 months ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago