☆25Apr 4, 2025Updated 10 months ago
Alternatives and similar repositories for sphinx-vhdl
Users that are interested in sphinx-vhdl are comparing it to the libraries listed below
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 2 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated last month
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆57Feb 18, 2026Updated last week
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 4 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Synthesizable Uxn CPU☆17Jul 14, 2022Updated 3 years ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Nov 2, 2025Updated 3 months ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆19Feb 27, 2024Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- Testbed for testing NetFlow/IPFIX network monitoring probes. Includes tools for PCAP generation and replay of 1/10/100G network traffic.☆56Jan 19, 2026Updated last month
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago