☆28Mar 17, 2026Updated 7 months ago
Alternatives and similar repositories for sphinx-vhdl
Users that are interested in sphinx-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Sphinx domain providing VHDL language support.☆21Oct 23, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Network Development Kit (NDK) for FPGA cards with example application☆99Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An abstract model of EDA tool projects.☆14Oct 18, 2026Updated last week
- Open FPGA Modules☆26Oct 8, 2024Updated 2 years ago
- Testbed for testing NetFlow/IPFIX network monitoring probes. Includes tools for PCAP generation and replay of 1/10/100G network traffic.☆60Sep 23, 2026Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16Oct 5, 2026Updated 3 weeks ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 3 weeks ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- Streaming based VHDL parser.☆86Updated this week
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Oct 19, 2026Updated last week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- Language server based on ghdl☆105Aug 1, 2026Updated 2 months ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 22, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Unified Coverage Interoperability Standard (UCIS)☆15Updated this week
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated last month
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated last week