VHDL / VHDLDomainLinks
A Sphinx domain providing VHDL language support.
☆21Updated last year
Alternatives and similar repositories for VHDLDomain
Users that are interested in VHDLDomain are comparing it to the libraries listed below
Sorting:
- A VHDL Core Library.☆17Updated 8 years ago
- VHDL related news.☆25Updated this week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated last week
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆36Updated 10 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- VHDL plugin for RgGen☆12Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆20Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 5 months ago
- ☆23Updated 3 months ago
- An abstract language model of VHDL written in Python.☆54Updated last week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- CLI for WaveDrom☆62Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- VHDL dependency analyzer☆23Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- VHDL String Formatting Library☆25Updated last year
- ☆32Updated 2 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- A JSON library implemented in VHDL.☆79Updated 2 years ago
- Interface definitions for VHDL-2019.☆24Updated last week
- Streaming based VHDL parser.☆84Updated last year
- VHDL grammar for tree-sitter☆31Updated last year
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆29Updated this week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Updated 6 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago