A Sphinx domain providing VHDL language support.
☆20Dec 18, 2023Updated 2 years ago
Alternatives and similar repositories for VHDLDomain
Users that are interested in VHDLDomain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL related news.☆27Updated this week
- ☆25Mar 17, 2026Updated last week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated last month
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- Interface definitions for VHDL-2019.☆34Mar 1, 2026Updated 3 weeks ago
- An abstract language model of VHDL written in Python.☆63Jan 28, 2026Updated last month
- Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes☆13May 19, 2016Updated 9 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- An LSP server for ReStructuredText, as implemented by Sphinx (under development)☆14Jan 11, 2023Updated 3 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- A fast VHDL language server and analysis library written in Rust☆464Feb 22, 2026Updated last month
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Language server based on ghdl☆102May 14, 2025Updated 10 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month