A Sphinx domain providing VHDL language support.
☆20Dec 18, 2023Updated 2 years ago
Alternatives and similar repositories for VHDLDomain
Users that are interested in VHDLDomain are comparing it to the libraries listed below
Sorting:
- VHDL related news.☆27Updated this week
- ☆25Apr 4, 2025Updated 11 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Feb 24, 2026Updated last week
- Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes☆12May 19, 2016Updated 9 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- sphinxcontrib-images extension (moved to https://github.com/sphinx-contrib/images)☆14Jan 19, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- Test and compare performance of different Sphinx setups.☆14Oct 4, 2023Updated 2 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- An LSP server for ReStructuredText, as implemented by Sphinx (under development)☆14Jan 11, 2023Updated 3 years ago
- module sphinx for add fontawesome☆13Aug 23, 2021Updated 4 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago