wavedrom / datasheet
datasheet generator
☆28Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for datasheet
- Digital Circuit rendering engine☆35Updated last year
- 🔍 Zoomable Waveform viewer for the Web☆42Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Updated 5 months ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year
- Time to Digital Converter (TDC)☆27Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- An abstract language model of VHDL written in Python.☆50Updated this week
- Generate symbols from HDL components/modules☆20Updated last year
- Extensible FPGA control platform☆54Updated last year
- sample VCD files☆36Updated 9 months ago
- ☆15Updated last year
- GUI editor for hardware description designs☆27Updated last year
- VHDL dependency analyzer☆22Updated 4 years ago
- general-cores☆18Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆22Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- EDIF netlist checker tool☆24Updated 2 years ago
- wavedrom to verilog converter☆15Updated 3 years ago
- Dockerized FPGA toolchain experiments☆28Updated 9 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 3 years ago
- Render waveforms inside VSCode with WaveDrom☆36Updated 4 months ago
- FuseSoc Verification Automation☆21Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago