Alternatives and similar repositories for datasheet:

Users that are interested in datasheet are comparing it to the libraries listed below

• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆42Updated 4 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆36Updated last year
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆36Updated last month
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆73Updated last year
• Nic30 / sphinx-hwt
  Sphinx extension for visual documentation of hardware written in HWT
  ☆11Updated 7 months ago
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆19Updated 4 years ago
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆20Updated last year
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆23Updated 4 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last week
• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆13Updated last year
• dbhi / vboard
  Virtual development board for HDL design
  ☆40Updated last year
• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆27Updated last year
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last week
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated last week
• m-kru / fsva
  FuseSoc Verification Automation
  ☆22Updated 2 years ago
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆30Updated 5 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆55Updated last year
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆42Updated this week
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆30Updated 4 years ago
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆40Updated 3 years ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 3 years ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆28Updated this week
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 11 months ago
• drom / atom-hide
  Atom Hardware IDE
  ☆13Updated 3 years ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆32Updated 4 months ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆16Updated last week
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 4 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated last year