fossi-foundation / wishbone
Specification of the Wishbone SoC Interconnect Architecture
☆44Updated 2 years ago
Alternatives and similar repositories for wishbone:
Users that are interested in wishbone are comparing it to the libraries listed below
- VHDL related news.☆25Updated this week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆47Updated this week
- A padring generator for ASICs☆25Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 7 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- ☆36Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated 3 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 2 months ago
- An automatic clock gating utility☆46Updated 8 months ago
- VHDL String Formatting Library☆25Updated 11 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- VHDL plugin for RgGen☆12Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- Virtual development board for HDL design☆41Updated 2 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A command-line tool for displaying vcd waveforms.☆53Updated last year
- VHDL dependency analyzer☆23Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Playing around with Formal Verification of Verilog and VHDL☆55Updated 4 years ago
- ☆31Updated last year
- UART models for cocotb☆26Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year