Alternatives and similar repositories for wishbone:

Users that are interested in wishbone are comparing it to the libraries listed below

• VHDL / news
  VHDL related news.
  ☆25Updated this week
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 2 years ago
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆24Updated 9 months ago
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆29Updated 3 weeks ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 11 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆47Updated this week
• YosysHQ / padring
  A padring generator for ASICs
  ☆25Updated last year
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆23Updated 4 years ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆43Updated last year
• dbhi / vboard
  Virtual development board for HDL design
  ☆40Updated last year
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆27Updated 11 months ago
• nobodywasishere / vhdlref
  A usable language reference for VHDL that is concise, direct, and easy to understand.
  ☆25Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 5 months ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆44Updated this week
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆29Updated last month
• CESNET / sphinx-vhdl
  ☆21Updated 6 months ago
• mattvenn / gtkwave-python-filter-process
  ☆33Updated 4 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆65Updated 2 weeks ago
• LarsAsplund / github-facts
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Updated last year
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆38Updated last week
• suoto / fpga_cores
  ☆32Updated last year
• VUnit / cosim
  Interfacing VHDL and foreign languages with VUnit
  ☆14Updated 5 years ago
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆40Updated 4 years ago
• VHDL / CoreLib
  A VHDL Core Library.
  ☆17Updated 7 years ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆54Updated this week
• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆11Updated this week
• tmeissner / vhdl_verification
  Examples and design pattern for VHDL verification
  ☆15Updated 8 years ago
• TerosTechnology / teroshdl-documenter-demo
  This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…
  ☆10Updated 3 years ago
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆14Updated 2 weeks ago