stnolting / fpga_tortureLinks
🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
☆30Updated 3 years ago
Alternatives and similar repositories for fpga_torture
Users that are interested in fpga_torture are comparing it to the libraries listed below
Sorting:
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Library of reusable VHDL components☆28Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 8 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- VHDL related news.☆26Updated this week
- USB virtual model in C++ for Verilog☆32Updated last year
- cocotb extension for nMigen☆17Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- VHDL String Formatting Library☆25Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- An abstract language model of VHDL written in Python.☆57Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- ☆38Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week