stnolting / fpga_tortureLinks
🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
☆29Updated 3 years ago
Alternatives and similar repositories for fpga_torture
Users that are interested in fpga_torture are comparing it to the libraries listed below
Sorting:
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 7 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆16Updated last week
- VHDL dependency analyzer☆24Updated 5 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆49Updated this week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- sample VCD files☆37Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- VHDL related news.☆25Updated this week
- cocotb extension for nMigen☆17Updated 3 years ago
- ☆39Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago