🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
☆33Aug 20, 2022Updated 3 years ago
Alternatives and similar repositories for fpga_torture
Users that are interested in fpga_torture are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Oct 23, 2016Updated 9 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 6 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 2 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- VHDL related news.☆27May 2, 2026Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆31Jan 17, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆40May 1, 2026Updated last week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆77Apr 23, 2026Updated 2 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 2 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Apr 8, 2026Updated last month
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 5 months ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated last year
- ☆13Aug 25, 2019Updated 6 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 7 months ago
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated 2 weeks ago
- SNES for MiSTer☆16Sep 5, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- 👇 Add capacitive touch buttons to any FPGA!☆104Mar 4, 2022Updated 4 years ago