Alternatives and similar repositories for d3-wave:

Users that are interested in d3-wave are comparing it to the libraries listed below

• Nic30 / d3-hwschematic
  D3.js and ELK based schematic visualizer
  ☆99Updated last year
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• raczben / fliplot
  HTML & Js based VCD viewer
  ☆60Updated 4 years ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆102Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆48Updated 9 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆43Updated 6 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆55Updated 5 months ago
• pulp-platform / cheshire-ihp130-o
  ☆33Updated 5 months ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆26Updated this week
• wavedrom / vcdrom
  VCD viewer
  ☆85Updated 4 months ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆37Updated 4 months ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 8 months ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆35Updated 8 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated last week
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆43Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆47Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆80Updated this week
• wavedrom / vcd
  Value Change Dump (VCD) parser
  ☆36Updated 2 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆43Updated 2 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆59Updated last year
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆33Updated 4 months ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆51Updated last year
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆57Updated 4 months ago
• pieter3d / simview
  ☆77Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆112Updated 2 years ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆53Updated last month
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆49Updated 6 months ago