Alternatives and similar repositories for sphinx-wavedrom:

Users that are interested in sphinx-wavedrom are comparing it to the libraries listed below

• VHDL / VHDLDomain
  A Sphinx domain providing VHDL language support.
  ☆20Updated last year
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 10 months ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 3 years ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 months ago
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆73Updated last year
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆19Updated 2 weeks ago
• nobodywasishere / vhdlref
  A usable language reference for VHDL that is concise, direct, and easy to understand.
  ☆25Updated last year
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆44Updated 4 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆57Updated 2 months ago
• edaa-org / IPXACT-Schema
  This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.
  ☆13Updated 2 months ago
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 11 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆71Updated this week
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆30Updated 5 years ago
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆14Updated 8 years ago
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆14Updated last week
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆56Updated last year
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆43Updated last year
• pybfms / pybfms
  Provides automation scripts for building BFMs
  ☆16Updated 3 years ago
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆42Updated 4 years ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆100Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 6 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated last week
• amiq-consulting / fc4sc
  A header only C++11 library for functional coverage
  ☆36Updated 2 years ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆40Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 4 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆48Updated 4 months ago