bavovanachte / sphinx-wavedrom

Related projects ⓘ

Alternatives and complementary repositories for sphinx-wavedrom

• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• edaa-org / IPXACT-Schema
  This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.
  ☆13Updated last week
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆19Updated last week
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆56Updated 2 weeks ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆97Updated last year
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆55Updated last year
• Gekkio / docker-fpga
  Dockerized FPGA toolchain experiments
  ☆28Updated 9 months ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆44Updated 4 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆35Updated last year
• suoto / fpga_cores
  ☆32Updated last year
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆14Updated 8 years ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 2 years ago
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆22Updated 4 years ago
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆15Updated 2 weeks ago
• VHDL / VHDLDomain
  A Sphinx domain providing VHDL language support.
  ☆20Updated 11 months ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆41Updated 2 years ago
• andrepool / fli
  Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform
  ☆26Updated 3 years ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated last week
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 8 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆64Updated 2 months ago
• pybfms / pybfms
  Provides automation scripts for building BFMs
  ☆16Updated 3 years ago
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 9 months ago
• slaclab / ruckus
  Vivado build system
  ☆71Updated this week
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆42Updated 4 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆27Updated last year
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆73Updated last year
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 2 years ago