bavovanachte / sphinx-wavedromLinks
A sphinx extension that allows including wavedrom diagrams by using its text-based representation
☆37Updated last year
Alternatives and similar repositories for sphinx-wavedrom
Users that are interested in sphinx-wavedrom are comparing it to the libraries listed below
Sorting:
- WaveDrom compatible python command line☆108Updated 2 years ago
- IP-XACT XML binding library☆16Updated 9 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Updated 5 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆19Updated 4 months ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆61Updated last week
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆30Updated this week
- Web-based HDL diagramming tool☆79Updated 2 years ago
- Streaming based VHDL parser.☆84Updated last year
- Python package for writing Value Change Dump (VCD) files.☆124Updated 11 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆57Updated 3 weeks ago
- An abstract language model of VHDL written in Python.☆56Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- VHDL related news.☆26Updated this week
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- A Sphinx domain providing VHDL language support.☆21Updated last year
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆26Updated 7 months ago
- ☆20Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- hardware library for hwt (= ipcore repo)☆43Updated 3 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- ☆33Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆61Updated 2 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆25Updated 4 years ago