bavovanachte / sphinx-wavedromLinks
A sphinx extension that allows including wavedrom diagrams by using its text-based representation
☆36Updated 9 months ago
Alternatives and similar repositories for sphinx-wavedrom
Users that are interested in sphinx-wavedrom are comparing it to the libraries listed below
Sorting:
- IP-XACT XML binding library☆16Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆23Updated 3 years ago
- An abstract language model of VHDL written in Python.☆52Updated this week
- A Sphinx domain providing VHDL language support.☆21Updated last year
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆23Updated this week
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆32Updated 5 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆18Updated 3 weeks ago
- WaveDrom compatible python command line☆103Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- VHDL dependency analyzer☆23Updated 5 years ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆58Updated 6 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Streaming based VHDL parser.☆84Updated 10 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆12Updated last month
- ☆79Updated last year
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 9 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- ☆32Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- VHDL related news.☆25Updated this week
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week