A sphinx extension that allows including wavedrom diagrams by using its text-based representation
☆40Sep 3, 2024Updated 2 years ago
Alternatives and similar repositories for sphinx-wavedrom
Users that are interested in sphinx-wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- Sphinx extension (plugin) to make ".only::" directive work like you expect. (Plus some other goodies for selective indexes.) [Unmaintaine…☆11Sep 15, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- SENT (SAE J2716) Analyzer for Saleae USB logic analyzer☆15Aug 28, 2020Updated 6 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- ☆23Updated this week
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 2 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆26Jul 18, 2026Updated last month
- bit field diagram renderer☆392Feb 22, 2024Updated 2 years ago
- UVM-SystemC reference implementation☆21Aug 26, 2026Updated last week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTT-Console for SEGGER Jlink☆20May 9, 2017Updated 9 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 10 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 3 weeks ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆24Updated this week
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆47Dec 5, 2021Updated 4 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- sphinxcontrib-images extension☆23Jul 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- wxPython based GUI for JLink debugger☆23May 6, 2015Updated 11 years ago
- Object Notation for Markup Language☆24Jul 16, 2026Updated last month
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Python wrapper for JLink dlls, for nRF51 programming☆24Sep 25, 2015Updated 10 years ago
- WaveDrom compatible python command line☆116Jun 2, 2023Updated 3 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆48Apr 3, 2023Updated 3 years ago
- A python replacement for the Tcl interface to quartus☆13Dec 3, 2016Updated 9 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- Webhook puppet module for executing r10k when git repository is pushed.☆12Apr 13, 2015Updated 11 years ago
- Cocotb AHB Extension - AHB VIP☆25Dec 12, 2025Updated 8 months ago
- I2C driver (bare metal) for Freescale Kinetis microcontrollers, uses the Bus Pirate convention. ➡️☆10Feb 10, 2021Updated 5 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- ☆16May 6, 2026Updated 3 months ago